PS4066 Datasheet, PDF (5/9 Pages) Pericom Semiconductor Corporation – Low-Cost, Quad, SPST, CMOS Analog Switches

PS4066/PS4066A
112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011^L2233^o4455^w6677^-88^C9900^o1122^s33^t44^,5566^Q7788^u9900^a11^d2211^,2233^S4455^P66^S7788^T9900^,1122^C3344^M556677^O8899^S001122^A3344ⁿ5566^a7788^lo9900^g1122^S1122^w3344ⁱ55^t66^c7788^h99^e0011^s22
Electrical Specifications - Single +3V Supply
(V+ = +2.7V to 3.3V, GND = 0V, V_INH = 2.4V, V_INL = 0.8V)
Parameter
Symbol
Conditions
Analog Switch
Temp°C Min.⁽¹⁾ Typ⁽²⁾ Max.⁽¹⁾ Units
Analog Signal Range⁽³⁾
V_ANALOG
0
V+
V
Channel On-Resistance
R_ON
V+ = 3V, I_COM = -1mA,
25
V_NO = 1.5V
Full
170
Ω
225
Dynamic
Turn-On-Time⁽³⁾
Turn-Off-Time⁽³⁾
25
t_ON
V+ =3V, V_NO = 1.5V
Full
25
t_(OFF)
V+ =3V, V_NO = 1.5V
Full
80 185
230
40
150
ns
200
Charge Injection⁽³⁾
Supply
Positive Supply Current
Q
C_L = 1nF, V_GEN = 0V,
R_GEN = 0V
25
2
10 pC
I+
V+ = 3.3V, V_IN = 0V or V+,
all channels on or off
Full
-1 0.001 1
µA
Notes:
1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in
this data sheet.
2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
3. Guaranteed by design
4. ∆R_ΟΝ = ∆R_ΟΝ max - ∆R_ΟΝ min
5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25ºC.
7. Off Isolation = 20log₁₀ [ V_COM / (V_NO or V_NO) ], V_COM = 0utput, V_NC /V_NO = input to off switch
8. Between any two switches.
5
PS8184A 10/15/98