PT7M7433 Datasheet, PDF (1/7 Pages) Pericom Semiconductor Corporation – Supervisory Circuit

PT7M7433/34/35
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||
P Supervisory Circuit
Features
Description
 User-Adjustable Low/High Thresholds with 615mV
The PT7M7433/34/35 are single-level battery monitors
Internal Reference
 Low Current (1.5μA typ) ^SOT23-3
 Single Low-Battery Outputs
with internal hysteresis. These devices are offered with
PT7M7427xx ^{single low-battery output indicators which can be used}
PT7M7428xx _{to indicate three b}P_aT_tt7_eM_ry74_c29_ox_nx_{ditions: good (operate}
 Push-Pull LBO, Open-Drain LBO and ¹Op^Le^Bn^O-Drain ^{system in normal m1odLeB)O, weak (operate system in low-}
LBO options
power mode), or empty (disable the system).
 90ms Minimum LBO Timeout Period
GND 3_{The PT7M7433/34/35 are} G_uN_sD_er-3_{adjustable threshold}
 Immune to Short Battery Voltage Transient₂s _BATT
 -40°C to + 85°C Operating Temperature Range
voltages permitting the user to select the hysteresis
range and conseque²ntl^By^ATt^The sensitivity of the system to
noise. A wide hysteresis range also prevents chattering
Application
SOT23-5
PT7M7430xx ^{that can result due to battery recovery after load}
PT7M7431xx removal.
PT7M7432xx
 Monitoring lithiumion (Li+) cells or multicell alkaline/
NiCd/ NiMH power supplies.
1 GND LBOL ⁵
1 GND LBOL 5
2 NC
2 NC
Pin Configuration
3 LBOH BATT 4
3 LBOH BATT 4
PT7M7433
PT7M7434
1 HTHIN VCC 5
PT7M7435
1 HTHIN VCC 5
PT7M7479H
PT7M7479L
1 HTH VDD 5
2 GND
3 LTHIN _LBO 4
2 GND
3 LTHIN LBO 4
2 GND
3 LTH
RST
(/RST) ⁴
Pin Description
Pin
Name
SOT23-6
PT7M7436
PT7M7437
Type
PT7M7438
Description
PT7M3806M
PT7M3806E
1
HTHIN
1
I
HTHIN_HTV_HCC_Th6_{reshold Mon}1 _itoH_rTH_InIN_putV_.C_AC _re6_{sistor-divider}1 _neR_tS_wTS_oE_rN_kS_sE_eH_tsSE_thN_eSE_hi6_gh
threshold associated with LBO/LBO.
2
GND
P2 GND GLrBoOuHnd5
2 GND LBOH 5
2 GND
LSENSE 5
3
LTHIN
I
3
LTH Threshold Monitor Input. A resistor-divider network sets the low
LTHIN^thrL^eB^sO^hL^old4 ^{associated w}3^ithL^LTH^BIN^O/LLB^BO^OL^. 4
3 RESET
VCC 4
Low-Battery Output. LBO /LBO is asserted when LTHIN drops below V_LTHIN,
4
LBO/LBO
O
and remains asserted for at least 90ms HTHIN rises above V_HTHIN. Push-pull
output for PT7M7433. Open drain output for PT7M7434/35.
5
VCC
P
Supply Voltage. Device power supply for adjustable threshold versions.
12-07-0002
PT0213-4
07/05/12
1