English
Language : 

PI74LVTC245 Datasheet, PDF (1/8 Pages) Pericom Semiconductor Corporation – 3.3V 8 BIT BIDIRECTIOANAL TRANCEIVER WITH 3 STATE OUTPUTS
PI74LVTC245 111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222
3.3V 8-Bit Bi-Directional Transceiver
with 3-State Outputs
Product Features
• Advanced low power CMOS design for 2.7V to 3.6V
VCC operation
• Supports 5V input/output tolerance in mixed signal mode
operation
• Function compatible with LVT family of products
• Balanced ±24mA output drive
• Typical VOLP (Output Ground Bounce) <0.8V at VCC=3.3V,
TA=25°C
• Ioff and Power Up/Down 3-State support live insertion
• Latch-up performance exceeds 200mA Per JESD78
• ESD protection exceeds JESD 22
- 2000V Human-Body Model (A114-B)
- 200V Machine Model (A115-A)
• Packages (Pb-free available):
- 20-pin 209-mil wide plastic SSOP (H)
- 20-pin 173-mil wide plastic TSSOP (L)
20-pin 300-mil wide plastic SOIC (S)
Logic Block Diagram
DIR
OE
A0
B0
A1
B1
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
Product Description
Pericom Semiconductor’s PI74LVTC series of logic circuits are
produced using the Company’s advanced CMOS technology, achiev-
ing industry leading speed.
The PI74LVTC245 is a non-inverting 8-bit Bidirectional Transceiver
designed for low-voltage 2.7V to 3.6V VCC operation, with the
capability of interfacing to the 5V system environment. This tranceiver
is designed for asynchronous two-way communication between
data buses. The direction control input pin (DIR) determines the
direction of the dataflow from the A bus to the
B bus or from the B bus to the A bus. The output enable (OE) input,
when HIGH, disables both A and B ports by placing them in
HIGH Z condition.
When Vcc is between 0 to 1.5V during power up or power down, the
outputs of the device are in the high-impedance state. To ensure the
high-impedance state above 1.5V, OE should be tied to VCC through
a pullup resistor; the minimum value of the resistor is determined by
the current sinking capability of the driver.
The device fully supports live-insertion with its Ioff and power-up/
down 3-state. The Ioff circuitry disables the outputs when the power
is off, preventing the backflow of damaging current through
the device. Power-up/down 3-state places the outputs in the
high-impedance state during power up or power down, preventing
driver conflict.
Product Pin Configuration
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
1
20
2
19
3
18
4
17
5 20-Pin 16
6 H, L, S 15
7
14
8
13
9
12
10
11
VCC
OE
B0
B1
B2
B3
B4
B5
B6
B7
1
PS8691
07/01/03