English
Language : 

PI74LPT573 Datasheet, PDF (1/4 Pages) Pericom Semiconductor Corporation – Fast CMOS 3.3V 8-Bit Transparent Latch
PI74LPT573 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Features
Description
Fast CMOS 3.3V 8-Bit
Transparent Latch
• Compatible with LCX™ and LVT™ families of products
• Supports 5V Tolerant Mixed Signal Mode Operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus
• Advanced Low Power CMOS Operation
• Excellent output drive capability:
Balanced drives (24 mA sink and source)
• Low ground bounce outputs
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packages available:
– 20-pin 173 mil wide plastic TSSOP (L)
– 20-pin 150 mil wide plastic QSOP (Q)
– 20-pin 150 mil wide plastic TQSOP (R)
– 20-pin 300 mil wide plastic SOIC (S)
Pericom Semiconductor’s PI74LPT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LPT573 is an 8-bit transparent latch designed with
3-state outputs and is intended for bus oriented applications. When
Latch Enable (LE) is HIGH, the flip-flops appear transparent to the
data. The data that meets the set-up time when LE is LOW is latched.
When OE is HIGH, the bus output is in the high impedance state.
The PI74LPT573 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
Pinout
OE
LE
D0
D
O
G
OE 1
20 Vcc
D0 2
19 O0
D1 3
18 O1
D2 4 20-Pin 17 O2
O0
D3 5
D4 6
L20 16 O3
R20
Q20
15
O4
D5 7 S20 14 O5
D6 8
13 O6
D7 9
12 O7
GND 10
11 LE
TO 7 OTHER CHANNELS
Truth Table
Inputs(1)
DN
LE
OE
H
H
L
L
H
L
X
X
H
Note:
1. H = High Voltage Level, X = Don't Care,
L = Low Voltage Level, Z = High Impedance
Outputs(1)
ON
H
L
Z
Pin Description
Pin Name
Description
OE
Output Enable Input (Active LOW)
LE
Latch Enable Input (Active HIGH)
D7-D0
Data Inputs
O7-O0
3-State Outputs
GND
Ground
VCC
Power
1
PS2063A 01/15/97