PI74LPT16374 Datasheet, PDF (1/5 Pages) Pericom Semiconductor Corporation – Fast CMOS 3.3V 16-Bit Register (3-State)

PI74LPT16374
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567³8^.9³0^V121¹23⁶45^-6^B78^I9^T012^R34^E56^G789^I0^S12^T34^E56^R789⁽0³1^-2^S12^T34^A567^T89^E01⁾2
PI74LPT16374 _{1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122}
Fast CMOS 3.3V
16-Bit Register (3-State)
Product Features
• Compatible with LCX™ and LVT™ families of products
• Supports 5V Tolerant Mixed Signal Mode Operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus
• Advanced Low Power CMOS Operation
• Excellent output drive capability:
Balanced drives (24 mA sink and source)
• Pin compatible with industry standard double-density
pinouts
• Low ground bounce outputs
• Hysteresis on all inputs
• ESD Protection exceeds 2000V
• Industrial operating temperature range: –40°C to +85°C
• Multiple center pins and distributed Vcc/GND pins
minimize switching noise
• Packages available:
– 48-pin 240 mil wide plastic TSSOP (A)
– 48-pin 300 mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor’s PI74LPT series of logic circuits are
produced in the Company’s advanced 0.6 micron CMOS tech-
nology, achieving industry leading speed grades.
The PI74LPT16374 is a 16-bit octal register designed with 16
D-type flip-flops with a buffered common clock and 3-state outputs.
The Output Enable (xOE) and clock (xCLK) controls are organized
to operate as two 8-bit registers or one 16-bit register. When OE is
HIGH, the outputs are in the high impedance state. Input data
meeting the setup and hold time requirements of the D inputs is
transferred to the O outputs on the LOW-to-HIGH transition of the
clock input.
The PI74LPT16374 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
1OE
2OE
1CLK
2CLK
1D0
D
2D0
D
1O0
2O0
C
C
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
1
PS2070A 01/16/97