English
Language : 

PI74LPT16245 Datasheet, PDF (1/5 Pages) Pericom Semiconductor Corporation – Fast CMOS 3.3V 16-Bit Bidirectional Transceiver
PI74LPT16245
1234567890123456789012345678901212345678901234567890123456789012123456789301.323V45617869-0B12I34T56B789I0D12I1R23E456C78T90I1O234N56A78L901T23R45A678N90S12C12E34I5V67E89R012
PI74LPT16245
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS 3.3V 16-Bit 1
Bidirectional Transceiver
Product Features
Product Description
2
• Compatible with LCX™ and LVT™ families of products
• Supports 5V Tolerant Mixed Signal Mode Operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus
• Advanced Low Power CMOS Operation
• Excellent output drive capability:
Balanced drives (24 mA sink and source)
• Pin compatible with industry standard double-density
pinouts
• Low ground bounce outputs
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Multiple center pins and distributed Vcc/GND pins
minimize switching noise
• Packages available:
– 48-pin 240 mil wide thin plastic TSSOP (A)
– 48-pin 300 mil wide plastic SSOP (V)
Pericom Semiconductor’s PI74LPT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
3 achieving industry leading speed grades.
The PI74LPT16245 is a 16-bit bidirectional transceiver designed
for asynchronous two-way communication between data buses.
The direction control input pin (xDIR) determines the direction of
data flow through the bidirectional transceiver. The Direction and
4 Output Enable controls are designed to operate this device as either
two independent 8-bit transceivers or one 16-bit transceiver. The
output enable (OE) input, when HIGH, disables both A and B ports
by placing them in HIGH Z condition.
5
The PI74LPT16245 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
6
Logic Block Diagram
7
1DIR
1A0
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1OE
1B0
1B1
1B2
1B3
1B4
1B5
1B6
1B7
2DIR
2A0
2A1
2A2
2A3
2A4
2A5
2A6
2A7
8
2OE
9
2B0
10
2B1
11
2B2
2B3
12
2B4
13
2B5
14
2B6
15
2B7
1
PS2068A 01/16/97