English
Language : 

PI74LCX374 Datasheet, PDF (1/6 Pages) Pericom Semiconductor Corporation – Fast CMOS 3.3V Octal D Flip-Flop
PI74LCX374 111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222
Fast CMOS 3.3V Octal D Flip-Flop
Product Features
• Compatible with LVT™ and FCT3 families of products
• 5V Tolerant inputs and outputs
• 2.0V - 3.6V VCC supply operation
• Balanced sink and source output drives (±24mA)
• Low ground bounce outputs
• Power Down High Impedance inputs and outputs
• Supports live insertion
• Hysteresis on all inputs
• ESD protection exceeds -
2000V, Human Body Mode
200V, Machine Mode
• Packages:
– 20-pin 173 mil -wide plastic TSSOP (L)
– 20-pin 150 mil- wide plastic QSOP (Q)
– 20-pin 300 mil -wide plastic SOIC (S)
Logic Block Diagram
Product Description
Pericom Semiconductor’s PI74LCX series of logic circuits are
produced using the Company’s advanced 0.6 CMOS technology,
achieving industry leading speed grades.
The PI74LCX374 is an 8-bit wide octal D-type flip flop designed with
a buffered common clock and buffered 3-state outputs. When
output enable (OE) is LOW, the outputs are enabled. When OE is
HIGH, the outputs are in the high impedance state. Input data
meeting the setup and hold time requirements of the D inputs is
transferred to the O outputs on the LOW-to-HIGH transition of the
clock input.
The PI74LCX374 can be driven from either 3.3V or 5.0V devices
allowing for the device to be used as a translator in a mixed 3.3V/5.0V
system.
Product Pin Configuration
OE
CP
D0
D
Q
O0
CP
TO 7 OTHER CHANNELS
OE
O0
D0
D1
O1
O2
D2
D3
O3
GND
1
20
2
19
3
18
4 20-Pin 17
5 L, Q, S 16
6
15
7
14
8
13
9
12
10
11
VCC
O7
D7
D6
O6
O5
D5
D4
O4
CP
Truth Table(1)
Inputs
DN
CP
OE
H
↑
L
L
↑
L
X
L
L
X
X
H
Note:
1. H = High Voltage Level; X = Don’t Care
L = Low Voltage Level; Z = High Impedance
↑ = LOW-to-HIGH Transition;
O0 = Previous O0 before High-to-Low of CP
Outputs
ON
H
L
O0
Z
Product Pin Description
Pin Name Description
OE
Output Enable Inputs (Active LOW)
CP
Clock Pulse, LOW-to-HIGH Transition
D0-D7 Data Inputs
O0-O7 3-State Outputs
GND
Ground
VCC
Power
1
PS8570B 1/20/04