PI74FCT821T Datasheet, PDF (1/7 Pages) Pericom Semiconductor Corporation – Fast CMOS Bus Interface Registers

PI74FCT821T/823T/825T
(25Ω Series) P174FCT2821T/2823T
PI74FCT821T/823T/825T ^{123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012B12U34S567I8N90T12E34R56F78A901C23E456R78E90G121I2S34T56E78R90S12}
(25Ω Series) PI74FCT2821T/2823T
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS
Bus Interface Registers
Product Features:
• PI74FCT821T/823T/825T/2821T/2823Tispincompatiblewith
bipolar FAST™ Series at a higher speed and lower power
consumption
• 25Ω series resistor on all outputs (FCT2XXX only)
• TTL input and output levels
• Low ground bounce outputs
• Extremely low static power
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packages available:
– 24-pin 300 mil wide plastic DIP (P)
– 24-pin 150 mil wide plastic QSOP (Q)
– 24-pin 150 mil wide plastic TQSOP (R)
– 24-pin 300 mil wide plastic SOIC (S)
• Device models available upon request
Product Description:
Pericom Semiconductor’s PI74FCT series of logic circuits are
produced in the Company’s advanced 0.8 micron CMOS
technology, achieving industry leading speed grades. All
PI74FCT2XXX devices have a built-in 25-ohm series resistor on
all outputs to reduce noise because of reflections, thus eliminating
the need for an external terminating resistor.
The PI74FCT821T/2821T is a 10-bit wide register designed with
ten D-type flip-flops with a buffered common clock and buffered
3-state outputs. The PI74FCT823/2823T is a 9-bit wide register
designed with Clock Enable and Clear. The PI74FCT825T is an
8-bit wide register with all PI74FCT823T controls plus multiple
enables. When output enable (OE) is LOW, the outputs are enabled.
When OE is HIGH, the outputs are in the high impedance state.
Input data meeting the setup and hold time requirements of the D
inputs is transferred to the Y outputs on the LOW-to-HIGH transition
of the clock input.
Logic Block Diagram
D0
D1
D2
D3
EN
D4
D5
DN-1
DN
CLR
CP
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
CL
DQ
CP Q
OE
Y0
Y1
Y2
Y3
Y4
Y5
YN-1
YN
OE1
OE2
OE3
PI74FCT825 Only
1
PS2023A 03/11/96