English
Language : 

PI74FCT273T Datasheet, PDF (1/6 Pages) Pericom Semiconductor Corporation – Fast CMOS Octal D Flip-Flop with Master Reset
PI74FCT273T
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS Octal D Flip-Flop
with Master Reset
Features
• Pin compatible with bipolar FAST™ Series at a higher speed
and lower power consumption
• TTL input and output levels
• Low ground bounce outputs
• Extremely low static power
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packaging:
– 20-pin 173-mil wide plastic TSSOP (L)
– 20-pin 150-mil wide plastic QSOP (Q)
– 20-pin 300-mil wide plastic SOIC (S)
Description
Pericom Semiconductor’s PI74FCT273T is a 8-bit wide octal designed
with eight edge-triggered D-type flip-flops with individual D inputs
and O outputs. The common buffered Clock (CP) and Master Reset
(MR) load and resets (clear) all flip-flops simultaneously. The
register is fully edge-triggered. The D input state, one setup time
before the LOW-to-HIGH clock transition, is transferred to the
corresponding flip-flop's O output. All outputs will be forced LOW
independently of Clock or Data inputs by a LOW voltage level on
the MR input.
Device models available upon request.
Block Diagram
D0
D1
D2
D3
D4
D5
D6
D7
CP
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
CP
RD
CP
RD
CP
RD
CP
RD
CP
RD
CP
RD
CP
RD
CP
RD
MR
O0
O1
O2
O3
O4
O5
O6
O7
Pin Configuration
MR 1
20 Vcc
O0 2
19 O7
D0 3 20-Pin 18 D7
D1 4 L20 17 D6
O1 5 Q20 16 O6
O2 6 S20 15 O5
D2 7
14 D5
D3 8
13 D4
O3 9
12 O4
GND 10
11 CP
Pin Description
Pin Name
MR
CP
D0-D7
O0-O7
GND
VCC
Description
Master Reset (Active LOW)
Clock Pulse Input
(Active Rising Edge)
Data Inputs
Data Outputs
Ground
Power
Truth Table(1)
Inputs
Outputs
Mode
MR CP DN ON
Reset (Clear) L X X L
Load "1"
H↑
hH
Load "0"
H↑
l
L
1. H = High Voltage Level
h = High Voltage Level one setup time
prior to the LOW-to-HIGH Clock
transition
L = Low Voltage Level
l = LOW Voltage Level one setup time
prior to the LOW-to-HIGH Clock
Transition
X = Don’t Care
↑ = LOW-to-HIGH Clock Transition
1
PS2013B 10/07/04
 ▷