PI74AVC16821 Datasheet, PDF (1/10 Pages) Pericom Semiconductor Corporation – 2.5V 20-Bit Bus Interface Flip-Flop with 3-State Outputs

PI74AVC+16821 _{111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222}
2.5V 20-Bit Bus Interface
Flip-Flop with 3-State Outputs
Product Features
• PI74AVC+16821 is designed for low-voltage operation,
V_CC = 1.65V to 3.6V
• True ±24mA Balanced Drive @ 3.3V
• I_OFF supports partial power-down operation
• 3.6V I/O Tolerant Inputs and Outputs
• All outputs contain a patented DDC
(Dynamic Drive Control) circuit that reduces noise
without degrading propagation delay
• Industrial operation: –40°C to +85°C
• Available Packages:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 173 mil wide plastic TVSOP (K)
Description
Pericom Semiconductor’s PI74AVC+ series of logic circuits are
produced using the Company’s advanced submicron CMOS
technology, achieving industry leading speed.
The PI74AVC+ 16821is a 20-bit bus interface flip-flop designed for
1.65V to 3.6V V_CC operation. It can be used as two 10-bit flip-flops
or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type
flip-flops. On the positive transition of the clock (CLK) input, the
device provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a high-
impedance state. In the high-impedance state, the outputs neither
load nor drive the bus lines significantly. The high-impedance state
and increased drive provide the capacity to drive bus lines without
the need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in
the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V_CC through a pullup resistor; the
minimum value of the resistor is determined by the current sinking
capability of the driver.
Logic Block Diagram
1
1OE
1CLK ⁵⁶
1D1 ⁵⁵
One of Ten
Channels
C1
1D
2OE ²⁸
2CLK ²⁹
2
1Q1
2D1 ⁴²
One of Ten
Channels
C1
1D
15
2Q1
TO 9 OTHER CHANNELS
TO 9 OTHER CHANNELS
1
PS8548 07/31/01