PI74AVC16820 Datasheet, PDF(1/10 Page) Pericom Semiconductor Corporation – 2.5V 10-Bit Flip-Flop with Dual and 3-State Outputs

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PI74AVC16820 Datasheet, PDF (1/10 Pages) Pericom Semiconductor Corporation – 2.5V 10-Bit Flip-Flop with Dual and 3-State Outputs

Features

â¢ PI74AVC+16820 is designed for low-voltage operation,

VCC = 1.65V to 3.6V

â¢ True Â±24mA Balanced Drive @ 3.3V

â¢ IOFF supports Partial power-down operation

â¢ 3.6V I/O Tolerant inputs and outputs

â¢ All outputs contain a patented DDC (Dynamic Drive-

Control) circuit that reduces noise without degrading

propagation delay.

â¢ Industrial operation: â40Â°C to +85Â°C

â¢ Packaging (Pb-free & Green available):

â 56-pin 240-mil wide plastic TSSOP (A)

Pin Configuration

ï¿½ï¿½ï¿½ ï¿½

ï¿½ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½ï¿½

ï¿½ï¿½ ï¿½ï¿½

PI74AVC+16820

2.5V 10-Bit Flip-Flop with

Dual and 3-State Outputs

Description

Pericom Semiconductorâs PI74AVC+16820, a 10-bit flip-flop

designed for 1.65V to 3.6V VCC operation. It is designed with

edge-triggered D-type flip- flops. On the positive transition of clock

(CLK) input. The device provides true data at the Q outputs.

A buffered output-enable (OE) input can be used to place the ten

outputs in either a normal logic state (HIGH or LOW level) or

a high-impedance state. In the high-impedance state, the outputs

neither load nor drive the bus lines significantly. The high-impedance

state and increased drive provide the capacity to drive bus lines

without the need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data

can be retained or new data can be entered while the outputs are in

the high-impedance state.

To ensure the high-impedance state during power-up or power-

down, OE should be tied to VCC through a pullup resistor whose

minimum value is determined by the current sinking capability of

the driver.

Block Diagram

1OE

2OE

CLK

2 1Q1

3 1Q2

TO 9 OTHER CHANNELS

06-0172

PS8446E

06/01/06

▷