PI74ALVTC16245 Datasheet, PDF (1/10 Pages) Pericom Semiconductor Corporation – 16-Bit BiDirectional Transceiver with 3-State Outputs

PI74ALVTC16245
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
16-Bit BiDirectional Transceiver
with 3-State Outputs
Features
• PI74ALVTC family is designed for low voltage operation,
VDD = 1.8V to 3.6V
• Supports Live Insertion
• 3.6V I/O Tolerant Inputs and Outputs
• Bus Hold
• High Drive, -32/64mA @ 3.3V
• Uses patented noise reduction circuitry
• Power-off high impedance inputs and outputs
• Industrial operation at –40°C to +85°C
• Packaging (Pb-free & Green available):
– 48-pin 240- mil wide plastic TSSOP (A)
– 48-pin 173-mil wide plastic TVSOP (K)
– 48-pin 300-mil wide plastic SSOP (V)
Description
Pericom Semiconductor’s PI74ALVTC16245 is a 16-bit bidirectional
transceiver designed for asynchronous two-way communication
between data buses. The direction control input pin (xDIR)
determines the direction of data flow through the bidirectional
transceiver. The Direction and Output Enable controls are designed
to operate this device as either two independent 8-bit transceivers
or one 16-bit transceiver. The output enable (OE) input, when HIGH,
disables both A and B ports by placing them in Hi-Z condition.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vdd through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The family offers both I/O Tolerant, which allows it to operate in
mixed 1.8/3.6V systems, and “Bus Hold,” which retains the data
input’s last state whenever the data input goes to high-impedance,
preventing “floating” inputs and eliminating the need for pullup/
down resistors.
Block Diagram
1DIR
1A0
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1OE
1B0
1B1
1B2
1B3
1B4
1B5
1B6
1B7
2DIR
2A0
2A1
2A3
2 A4
2A5
2A6
2A7
2A8
2OE
2B0
2B1
2B2
2B3
2B4
2B5
2B6
2B7
1
PS8354B 09/22/04