PI74ALVCHR162245 Datasheet, PDF (1/4 Pages) Pericom Semiconductor Corporation – 3.3V 16-Bit Bidirectional Transceiver with 3-State Output

PI74ALVCHR162245 _{1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122}
3.3V 16-Bit Bidirectional Transceiver
with 3-State Output
Product Features
Product Description
• PI74ALVCHR162245 is designed for low voltage operation
• Vcc = 2.3V to 3.6V
• Hysteresis on all inputs
• Typical VOLP (Output Ground Bounce)
< 0.8V at V_CC = 3.3V, TA = 25°C
• Typical VOHV (Output VOH Undershoot)
< 2.0V at V_CC = 3.3V, TA = 25°C
• All output ports have equivilent 26Ω series resistors:
No external resistors are required
• Bus Hold retains last active bus state during 3-state
eliminating the need for external pull-up resistors
• Industrial operation at -40°C to +85°C
• Packages available:
– 48-pin 240-mil wide plastic TSSOP (A)
– 48-pin 300-mil wide plastic SSOP (V)
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced using the Company’s advanced 0.5 micron CMOS
technology to achieve industry-leading speed grades.
The PI74ALVCHR162245 is a 16-bit bidirectional transceiver
designed for asynchronous two-way communication between data
buses. The direction control input pin (xDIR) determines the
direction of data flow through the bidirectional transceiver. The
Direction and Output Enable controls are designed to operate this
device as either two independent 8-bit transceivers or one 16-bit
transceiver. The output enable (OE) input, when HIGH, disables
both A and B ports by placing them in HIGH Z condition.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pull-up resistor; the
minimum value of the resistor is determined by the current sinking
ability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
Logic Block Diagram
1DIR
1OE
2DIR
2OE
1A0
2A0
1B0
2B0
1A1
2A1
1B1
2B1
1A2
2A2
1B2
2B2
1A3
2A3
1B3
2B3
1A4
2A4
1B4
2B4
1A5
2A5
1B5
2B5
1A6
2A6
1B6
2B6
1A7
2A7
1B7
2B7
1
PS8343
10/09/98