English
Language : 

PI74ALVCH32245 Datasheet, PDF (1/7 Pages) Pericom Semiconductor Corporation – 3.3V,32-Bit Bidirectional Transceiver with 3-State Outputs
PI74ALVCH32245 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
3.3V, 32-Bit Bidirectional Transceiver
with 3-State Outputs
Product Features
• PI74ALVCH32245 is designed for low voltage operation
• VCC = 2.3V to 3.6V
• Typical VOLP (Output Ground Bounce)
< 0.8V at VCC = 3.3V, TA = 25°C
• Typical VOHV (Output VOH Undershoot)
> 2.0V at VCC = 3.3V, TA = 25°C
• Bus Hold retains last active bus state during 3-State,
eliminating the need for external pullup resistors
• Industrial operation at –40°C to +85°C
• Packages available:
– 96-ball, 13.5mm x 5.5mm x 1.4mm low profile fine
pitch ball grid array, LFBGA (NB)
Logic Block Diagram (Positive Logic)
Product Description
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced using the Company’s advanced 0.5 micron CMOS
technology, achieving industry leading speed grades.
The PI74ALVCH32245 is a 32-bit bidirectional transceiver
designed for asynchronous two-way communication between
data buses. The direction control input pin (xDIR) determines
the direction of data flow through the bidirectional transceiver.
The Direction and Output Enable controls are designed to operate
this device as either four independent 8-bit transceivers, two 16-Bit
transceivers, or one 32-Bit transceiver. The output enable (OE)
input, when HIGH, disables both A and B ports by placing them in
HIGH Z condition.
To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pull-up resistor; the
minimum value of the resistor is determined by the current sinking
ability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
1DIR A3
1A1 A5
A4 1OE
2DIR H3
A2 1B1
2A1 E5
H4 2OE
E2 2B1
To Seven Other Channels
To Seven Other Channels
3DIR J3
3A1 J5
J4 3OE
4DIR T3
J2 3B1
4A1 N5
T4 4OE
N2 4B1
To Seven Other Channels
To Seven Other Channels
1
PS8437 08/24/01