PI74ALVCH162820 Datasheet, PDF (1/5 Pages) Pericom Semiconductor Corporation – 3.3V 10-Bit Flip-Flop with Dual Outputs and 3-State Outputs

PI74ALVCH162820
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
3.3V 10-Bit Flip-Flop with Dual Outputs
and 3-State Outputs
Product Features
• PI74ALVCH162820 is designed for low voltage operation
• V_CC=2.3Vto3.6V
• Hysteresis on all inputs
• Typical VOLP (Output Ground Bounce)
< 0.8V at V_CC = 3.3V, T_A = 25°C
• Typical VOHV (Output VOH Undershoot)
< 2.0V at V_CC = 3.3V, T_A = 25°C
• Output ports have equivalent 26Ω series resistors,
no external resistors are required.
• Bus Hold retains last active bus state during 3-state
eliminates the need for external pullup resistors
• Industrial operation at –40°C to +85°C
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS technology,
achieving industry leading speed.
The PI74ALVCH162820 is a 10-bit flip-flop designed for 2.3V to 3.3V
V_CC operation. The PI74ALVCH162820 is designed with edge-
triggered D-type flip-flops. On the positive transition of clock (CLK)
input, the device provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a high-
impedance state. In the high-impedance state, the outputs neither
load nor drive the bus lines significantly. The high-impedance state
and increased drive provide the capacity to drive bus lines without
the need for interface or pullup components. OE does not affect the
internal operation of the flip-flops. Old data can be retained or new
data can be entered while the outputs are in the high-impedance
state.
The outputs, which are designed to sink up to 12mA, include
26Ω resistors to reduce overshoot and undershoot.
The PI74ALVCH162820 has “Bus Hold” which retains the data
input’s last state whenever the data input goes to high-impedance
preventing “floating” inputs and eliminating the need for pullup/
down resistors.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
Logic Block Diagram
1
PS8094A 03/26/97