PI74ALVCH16270 Datasheet, PDF (1/5 Pages) Pericom Semiconductor Corporation – 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

PI74ALVCH16270
12345678901234567890123456789012123456789012345678901¹23²4^-56^B7ⁱ8^t90^T12^o12²34⁴56^-7^B89ⁱ0^t12^R3^e45^g67^is89^te01^r2^e3^d456^B78^u90^s12^E12^x3^c45^h6^a78ⁿ9^g01^e23^r456^w78ⁱ9^t0^h123³4^-5^S67^t8^a90^te121^O234^u56^tp78^u90^ts12
PI74ALVCH16270
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
12-Bit To 24-Bit Registered Bus Exchanger
with 3-State Outputs
Product Features
• PI74ALVCH16270 is designed for low voltage operation
• V_CC = 2.3V to 3.6V
• Hysteresis on all inputs
• Typical V_OLP (Output Ground Bounce)
< 0.8V at V_CC = 3.3V, T_A = 25°C
• Typical V_OHV (Output V_OH Undershoot)
< 2.0V at V_CC = 3.3V, T_A = 25°C
• Bus Hold retains last active bus state during 3-STATE,
eliminating the need for external pullup resistors
• Industrial operation at –40°C to +85°C
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
Logic Block Diagram
Product Description
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS technology,
achieving industry leading speed.
The PI7ALVCH16270 is used in applications where data must
be transferred from a narrow high-speed bus to a wider lower
frequency bus.
The device provides synchronous data exchange between the two
ports. Data is stored in the internal registers on the
low-to-high transition of the clock (CLK) input when the appropriate
CLKEN inputs are low. The select (SEL) line selects 1B or 2B
data for the A outputs. For data transfer in the A-to-B direction, a
two stage pipeline is provided in the A-to1B path,with a single
storage register in the A-to-2B path. Proper control of the CLKENA
inputs allows two sequential 12-bit words to be presented
synchronously as a 24-bit on the B port. Data flow is controlled by
the active-low output enables (OEA, OEB). The control terminals
are registered to synchronize the bus direction changes with the
CLK.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pullup resistor, the
minimum value of the resistor is determined by the current-sinking
capability of the driver. Due to OE being routed through a register,
the active state of the outputs cannot be determined prior to the
arrival of the first clock pulse.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
1
PS8171A 03/05/03