PI6C3Q991 Datasheet, PDF (1/10 Pages) Pericom Semiconductor Corporation – 3.3V Programmable Skew PLL Clock Driver

PI6C3Q991, PI6C3Q993 _{1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122}
3.3V Programmable Skew PLL Clock Driver
SuperClock^®
Features
• PI6C3Q99X family provides following products:
PI6C3Q991: 32-pin PLCC version
PI6C3Q993: 28-pin QSOP version
• Inputs are 5V I/O Tolerant
• 4 pairs of programmable skew outputs
• Low skew: 200ps same pair; 250ps all outputs
• Selectable positive or negative edge synchronization:
Excellent for DSP applications
• Synchronous output enable
• Output frequency: 3.75 MHz to 85 MHz
• 2x, 4x, 1/2, and 1/4 outputs
• 3 skew grades:
• 3-level inputs for skew and PLL range control
• PLL bypass for DC testing
• External feedback, internal loop filter
• 12mA balanced drive outputs
• Low Jitter: < 200ps peak-to-peak
• Industrial temperature range
• Pin-to-pin compatible with IDT QS5V991 and QS5V993
• Available in 32-pin PLCC and 28-pin QSOP
Description
The PI6C3Q99X family is a high fanout 3.3V PLL-based clock driver
intended for high performance computing and data-communica-
tions applications. A key feature of the programmable skew is the
ability of outputs to lead or lag the REF input signal. The PI6C3Q991
has 8 programmable skew outputs in 4 banks of 2, while the
PI6C3Q993 has 6 programmable skew outputs and 2 zero skew
outputs. Skew is controlled by 3-level input signals that may be hard-
wired to appropriate HIGH-MID-LOW levels.
When the GND/sOE pin is held low, all the outputs are synchro-
nously enabled. However, if GND/sOE is held high, all the outputs
except 3Q0 and 3Q1 are synchronously disabled. Furthermore, when
the V _CCQ /PE is held high, all the outputs are synchronized with the
positive edge of the REF clock input. When V_CCQ /PE is held low,
all the outputs are synchronized with the negative edge of REF. Both
devices have LVTTL outputs with 12mA balanced drive outputs.
Pin Configurations
PI6C3Q991
3F1
4F0
4F1
VCCQ/PE
VCCN
4Q1
4Q0
GND
GND
4 3 2 1 32 31 30
5
29
6
28
7
27
8
32-Pin
26
9
J
25
10
24
11
23
12
22
13
21
14 15 16 17 18 19 20
2F0
GND/sOE
1F1
1F0
VCCN
1Q0
1Q1
GND
GND
PI6C3Q993
REF
VCCQ
FS
3F0
3F1
VCCQ/PE
VCCN
4Q1
4Q0
GND
3Q1
3Q0
VCCN
FB
1
28
2
27
3
26
4
25
5
24
6 _28-Pin 23
7
Q
22
8
21
9
20
10
19
11
18
12
17
13
16
14
15
GND
TEST
2F1
2F0
GND/sOE
1F1
1F0
VCCN
1Q0
1Q1
GND
GND
2Q0
2Q1
1
PS8449A 10/09/00