PI6C2409 Datasheet, PDF (1/8 Pages) Pericom Semiconductor Corporation – Zero-Delay Clock Buffer

PI6C2409 _{1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122}
Zero-Delay Clock Buffer
Product Features
• Maximum rated frequency: 133 MHz
• Low cycle-to-cycle jitter
• Input to output delay, less than 200ps
• Internal feedback allows outputs to be synchronized
to the clock input
• Operates at 3.3V V_DD
• Space-saving Packages:
150-mil SOIC (W)
173-mil TSSOP (L)
Functional Description
The PI6C2409 is a PLL based, zero-delay buffer, with the ability
to distribute nine outputs of up to 133MHz at 3.3V.
All the outputs are distributed from a single clock input CLKIN and
output OUT0 performs zero delay by connecting a feedback to PLL.
PI6C2409 has two banks of four outputs that can be controlled by
the selection inputs, SEL1 & SEL2. It also has a powersparing feature:
when input SEL1 is 0 and SEL2 is 1, PLL is turned off and all
outputs are referenced from CLKIN. PI6C2409 is available in
high drive and industrial environment versions.
An internal feedback on OUT0 is used to synchronize the
outputs to the input; the relationship between loading of this signal
and the outputs determines the input-output delay.
PI6C2409 are characterized for both commercial and
industrial operation
Block Diagram
CLKIN
PLL
MUX
SEL1
SEL2
Decode
Logic
PI6C2409(-1, -1H)
OUT0
OUTA1
OUTA2
OUTA3
OUTA4
OUTB1
OUTB2
OUTB3
OUTB4
Pin Configuration
CLKIN
OUTA1
OUTA2
VDD
GND
OUTB1
OUTB2
SEL2
1
16
2
15
3 _16-Pin 14
4 W, L 13
5
12
6
11
7
10
8
9
OUT0
OUTA4
OUTA3
VDD
GND
OUTB4
OUTB3
SEL1
1
PS8613A
07/15/03