English
Language : 

PI6C184-02 Datasheet, PDF (1/6 Pages) Pericom Semiconductor Corporation – Precision 1-13 Clock Buffer
PI6C184-02 111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222
Precision 1-13 Clock Buffer
Features
• High speed, low noise non-inverting 1-13 buffer
• Supports up to four SDRAM DIMMs
• Low skew (<250ps) between any two output clocks
• I2C Serial Configuration interface
• Multiple VDD, VSS pins for noise reduction
• 3.3V power supply voltage
• 28-pin SSOP and SOIC packages (H, S)
Description
The PI6C184-02 is a high-speed low-noise 1-13 non-inverting
buffer designed for SDRAM clock buffer applications.
This buffer is intended to be used with the PI6C104 clock generator
for Intel Architecture for both desktop and mobile systems.
At power up all SDRAM output are enabled and active. The
I2C Serial control may be used to individually activate/deactivate
any of the 13 output drivers.
Note:
Purchase of I2C components from Pericom conveys a license to
use them in an I2C system as defined by Philips.
Block Diagram
BUF_IN
SDATA
SCLOCK
I2C
I/O
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM12
Pin Configuration
VDD
SDRAM0
SDRAM1
VSS
VDD
SDRAM2
SDRAM3
VSS
BUF_IN
SDRAM4
SDRAM5
SDRAM12
VDD
SDATA
1
28
2
27
3
26
4
25
5
24
6 28-Pin 23
7 H, S 22
8
21
9
20
10
19
11
18
12
17
13
16
14
15
VDD
SDRAM11
SDRAM10
VSS
VDD
SDRAM9
SDRAM8
VSS
VDD
SDRAM7
SDRAM6
VSS
VSS
SCLK
1
PS8319 05/03/00