PI6C180B Datasheet, PDF (1/7 Pages) Pericom Semiconductor Corporation – Precision 1-18 Clock Buffer

PI6C180B _{111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222}
Precision 1-18 Clock Buffer
Product Features
• High-speed, to 140 MHz
• Low-noise non-inverting 1-18 buffer
• Supports up to four SDRAM DIMMs
• Low skew (< 250ps) between any two output clocks
• I²C Serial Configuration interface
• Multiple V_DD, V_SS pins for noise reduction
• 3.3V power supply voltage
• Separate Hi-Z pin for testing
• 48-pin SSOP package (V)
Description
The PI6C180B, a high-speed low-noise 1-18 noninverting buffer
designed for 140 MHz SDRAM clock buffer applications.
At power up all SDRAM output are enabled and active. The I²C
Serial control may be used to individually activate/deactivate any
of the 18 output drivers.
The output enable (OE) pin may be pulled low to put all outputs in a
Hi-Z state.
Note:
Purchase of I²C components from Pericom conveys a license to
use them in an I²C system as defined by Philips.
Logic Block Diagram
BUF_IN
OE
SDATA
SCLOCK
I2C
I/O
Product Pin Configuration
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM17
NC
NC
VDD0
SDRAM0
SDRAM1
VSS0
VDD1
SDRAM2
SDRAM3
VSS1
BUF_IN
VDD2
SDRAM4
SDRAM5
VSS2
VDD3
SDRAM6
SDRAM7
VSS3
VDD4
SDRAM16
VSS4
VDDIIC
SDATA
1
48
2
47
3
46
4
45
5
44
6
43
7
42
8 _48-Pin 41
9
V ⁴⁰
10
39
11
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
NC
NC
VDD9
SDRAM15
SDRAM14
VSS9
VDD8
SDRAM13
SDRAM12
VSS8
OE
VDD7
SDRAM11
SDRAM10
VSS7
VDD6
SDRAM9
SDRAM8
VSS6
VDD5
SDRAM17
VSS5
VSSIIC
SCLOCK
1
PS8468 05/03/00