PI4ULS5V104GAEX Datasheet, PDF (1/12 Pages) Pericom Semiconductor Corporation – 4-Bit Bi-directional Level Shifter with Automatic Direction Controller

PI4ULS5V104
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
4-Bit Bi-directional Level Shifter with
Automatic Direction Controller
Features
 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port
(V_CCA ≤ V_CCB)
 V_CC Isolation Feature – If Either V_CC Input Is at
GND, All Outputs Are in the High-Impedance State
 OE Input Circuit Referenced to V_CCA
 Low Power Consumption, 5-μA Max I_CC
 I_off Supports Partial-Power-Down Mode Operation
 Latch-Up Performance Exceeds 100mA Per JESD
78, Class II
 ESD Protection Exceeds JESD 22
A Port
2500-V Human-Body Model (A114-F)
200-V Machine Model (A115-A)
1500-V Charged-Device Model (C101D)
B Port
15-kV Human-Body Model (A114-F)
200-V Machine Model (A115-A)
1500-V Charged-Device Model (C101D)
Description
This 4-bit non-inverting translator uses two separate
configurable power-supply rails. The A port is designed
to track V_CCA. V_CCA accepts any supply voltage from
1.2V to 3.6V. The B port is designed to track V_CCB. V_CCB
accepts any supply voltage from 1.65V to 5.5V. This
allows for universal low-voltage bidirectional translation
between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and
5V voltage nodes. V_CCA should not exceed V_CCB.
When the output-enable (OE) input is low, all outputs
are placed in the high-impedance state.
The PI4ULS5V104 is designed so that the OE input
circuit is supplied by V_CCA.
This device is fully specified for partial-power-down
applications using I_off. The I_off circuitry disables the
outputs, preventing damaging current backflow through
the device when it is powered down.
To ensure the high-impedance state during power up or
power down, OE should be tied to GND through a pull-
down resistor; the minimum value of the resistor is
determined by the current-sourcing capability of the
driver.
Pin Configuration
123
D
C
D
C
B
B
A
A
CSP-12 (Bottom View)
123
B4 GND A4
B3 OE A3
B2 VCCA A2
B1 VCCB A1
RGY PACKAGE
(TOP VIEW)
1
A1 2
A2 3
A3 4
A4 5
NC 6
7
14
13 B1
12 B2
11 B3
10 B4
9 NC
8
NC - No internal connection
QFN3.5x3.5-14L
12-07-0010
PT0335-4
08/24/12
1