PI4ULS5V102 Datasheet, PDF (1/12 Pages) Pericom Semiconductor Corporation – 2-Bit Universal Bi-directional Level Shifter with Automatic Direction Control & Advance Package Solution

PI4ULS5V102
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
2-Bit Universal Bi-directional Level Shifter
with Automatic Direction Control & Advance Package Solution
Features
 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port
(V_CCA ≤ V_CCB)
 V_CC Isolation Feature – If Either V_CC Input Is at
GND, All Outputs Are in the High-Impedance State
 OE Input Circuit Referenced to V_CCA
 Low Power Consumption, 5 μA Max I_CC
 I_off Supports Partial-Power-Down Mode Operation
 Latch-Up Performance Exceeds 100mA Per JESD
78, Class II
 ESD Protection Exceeds JESD 22
A Port
2500-V Human-Body Model (A114-F)
200-V Machine Model (A115-A)
1500-V Charged-Device Model (C101D)
B Port
15-kV Human-Body Model (A114-F)
200-V Machine Model (A115-A)
1500-V Charged-Device Model (C101D)
Description
This 2-bit non-inverting translator uses two separate
configurable power-supply rails. The A port is designed
to track V_CCA. V_CCA accepts any supply voltage from
1.2V to 3.6V. The B port is designed to track V_CCB. V_CCB
accepts any supply voltage from 1.65V to 5.5V. This
allows for universal low-voltage bidirectional translation
between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and
5V voltage nodes. V_CCA should not exceed V_CCB.
When the output-enable (OE) input is low, all outputs
are placed in the high-impedance state.
This device is fully specified for partial-power-down
applications using I_off. The I_off circuitry disables the
outputs, preventing damaging current backflow through
the device when it is powered down.
To ensure the high-impedance state during power up or
power down, OE should be tied to GND through a pull-
down resistor; the minimum value of the resistor is
determined by the current-sourcing capability of the
driver.
Pin Assignment
Function Block Diagram
1
2
OE
D
1
2
C
D A2 A1
A2
B2
C V_CCA OE
B
B GND V_CCB
A B2 B1
Channel 2
A
CSP-8 (Bottom View)
A1
B1
Channel 1
MSOP-8 (Top View)
2015-09-0011
Pin Description
Pin Name
Description
B1, B2
GND
Input/output B. Referenced to V_CCB.
Ground.
V_CCA
A1, A2
OE
V_CCB
A port supply voltage. 1.2 V ≤V_CCA≤ 3.6 V and
V_CCA≤V_CCB.
Input/output A. Referenced to V_CCA.
3-State output. Pull OE low to place all outputs in
3-state mode. Referenced to V_CCA.
B port supply voltage. 1.65 V ≤V_CCB≤ 5.5 V.
PT0334-4
10/20/15
1