PI49FCT20807 Datasheet, PDF (1/6 Pages) Pericom Semiconductor Corporation – 1-10 Clock Buffer for Networking Applications

PI49FCT20807
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
1-10 Clock Buffer for
Networking Applications
Features
• High Frequency >150 MHz
• High-speed, low-noise, non-inverting 1-10 buffer
• Low-skew (<150ps) between any two output clocks
• Low duty cycle distortion <300ps
• Low propagation delay <3.5ns
• Multiple V_DD, GND pins for noise reduction
• 2.5V supply voltage and 3V tolerant input
• Packaging (Pb-free & Green available):
-20-pin SOIC (S)
-20-pin SSOP (H)
-20-pin QSOP (Q)
Block Diagram
Description
The PI49FCT20807, a 2.5V compatible, high-speed, low-noise 1-10
non-inverting clock buffer, is designed to target networking appli-
cations that require low-skew, low-jitter, and high-frequency clock
distribution. Providing output-to-output skew as low as 150ps, the
PI49FCT20807 is an ideal clock distribution device for synchronous
systems. Designing synchronous networking systems requires a
tight level of skew from a large number of outputs.
Pin Description
Pin Name
BUF_IN
CLK [0:9]
GND
V_DD
Pin Configuration
Input
Outputs
Ground
Power
Description
BUF_IN
CLK0
CLK1
CLK2
CLK3
CLK9
BUF_IN ₁
GND ₂
CLK0 ₃
VDD ₄
CLK1 ₅
GND ₆
CLK2 ₇
VDD ₈
CLK3 ₉
GND ₁₀
20-Pin
H, Q, S
20 VDD
19 ^CLK9
18 CLK8
17 GND
16 ^CLK7
15 VDD
14 CLK6
13 GND
12 CLK5
11 CLK4
1
PS8558B 09/24/04