English
Language : 

PE83503 Datasheet, PDF (2/7 Pages) Peregrine Semiconductor Corp. – 3.5 GHz Low Power CMOS Divide-by-8 Prescaler
Figure 3. Pin Configuration
VDD 1
8 GND
IN
2
7 OUT
PPEE83355003 3
DEC 3
6 GND
GND 4
5 GND
Table 2. Pin Descriptions
Pin
Pin
No. Name
Description
1
VDD Power supply pin. Bypassing is required.
2
IN
Input signal pin. Should be coupled with a
capacitor (eg 15pF)
3
DEC Power supply decoupling pin. Place a
capacitor as close as possible and connect
directly to the ground plane (eg 10 nF and
10 pF).
4
GND Ground pin. Ground pattern on the board
should be as wide as possible to reduce
ground impedance.
5
GND Ground pin.
6
GND Ground pin.
7
OUT Divided frequency output pin. This pin
should be coupled with a capacitor (eg 100
pF).
8
GND Ground pin.
Table 3. Absolute Maximum Ratings
Symbol
VDD
TST
TOP
VESD
PINMAX
Parameter/Conditions Min Max Units
Supply voltage
Storage temperature
range
Operating temperature
range
ESD voltage (Human
Body Model)
Maximum input power
4.0
V
-65 150 °C
-55 125 °C
250
V
15 dBm
PE83503
Product Specification
Electrostatic Discharge (ESD) Precautions
When handling this UTSi device, observe the same
precautions that you would use with other ESD-
sensitive devices. Although this device contains
circuitry to protect it from damage due to ESD,
precautions should be taken to avoid exceeding the
rating specified in Table 3.
Latch-Up Avoidance
Unlike conventional CMOS devices, UTSi CMOS
devices are immune to latch-up.
Device Functional Considerations
The PE83503 takes an input signal frequency from
1.5 GHz to 3.5 GHz and produces an output signal
frequency one-eighth that of the supplied input. In
order for the prescaler to work properly, several
conditions need to be adhered to. It is crucial that
pin 3 be supplied with a bypass capacitor to
ground. In addition, the input and output signals
(pins 2 & 7, respectively) need to be AC coupled
via an external capacitor as shown in the test
circuit in Figure 7.
The ground pattern on the board should be made
as wide as possible to minimize ground
impedance.
Copyright  Peregrine Semiconductor Corp. 2003
Page 2 of 7
File No. 70/0126~00B | UTSi  CMOS RFIC SOLUTIONS