English
Language : 

MC33077DG Datasheet, PDF (8/14 Pages) ON Semiconductor – Low Noise Dual Operational Amplifier
MC33077
1.0
VCC = +15 V
VEE = −15 V
V0 = −10 Vpp
TA = 25°C
0.1
100 kW
RA −
Vin +
2.0 kW
VO
AV = +1000
AV = +100
0.01
AV = +10
AV = +1.0
0.001
10
100
1.0 k
10 k
f, FREQUENCY (Hz)
100 k
Figure 22. Total Harmonic Distortion
versus Frequency
1.0
0.5
0.1
0.05
0.01
0.005
0.001
0
VCC = +15 V
VEE = −15 V
f = 20 kHz
TA = 25°C
AV = +1000
100 kW
RA −
Vin +
2.0 kW
VO
AV = +100
AV = +10
AV = +1.0
2.0
4.0
6.0
8.0
10
12
VO, OUTPUT VOLTAGE (Vpp)
Figure 23. Total Harmonic Distortion
versus Output Voltage
16
Vin = 2/3 (VCC −VEE)
TA = 25°C
12
8.0
−
4.0
DVin
+
2.0 kW
VO
100 pF
0
0 2.5 5.0 7.5 10 12.5 15 17.5 20
VCC, |VEE|, SUPPLY VOLTAGE (V)
Figure 24. Slew Rate versus Supply Voltage
40
VCC = +15 V
VEE = −15 V
30 DVin = 20 V
20
−
DVin
+
2.0 kW
VO
100 pF
10
0
−55 −25
0
25
50
75
100 125
TA, AMBIENT TEMPERATURE (°C)
Figure 25. Slew Rate versus Temperature
180
140
100
60
20
−20
−60
10
Phase
Gain
0
VCC = +15 V
VEE = −15 V 40
RL = 2.0 kW
TA = 25°C
80
120
160
200
100 1.0 k 10 k 100 k 1.0 M 10 M
f, FREQUENCY (Hz)
Figure 26. Voltage Gain and Phase
versus Frequency
240
100 M
14
125°C
12
10 25°C
0
−
Vin
+
VO
10
2.0 k
CL
W
20
8.0
−55°C
6.0
30
Phase
40
4.0
125°C
Gain 50
2.0
−55°C
VCC = +15 V
25°C VEE = −15 V
60
0
VO = 0 V
70
1.0
10
100
1000
CL, OUTPUT LOAD CAPACITANCE (pF)
Figure 27. Open Loop Gain Margin and Phase
Margin versus Output Load Capacitance
http://onsemi.com
8