English
Language : 

MC74HC589A_14 Datasheet, PDF (4/12 Pages) ON Semiconductor – 8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Output
MC74HC589A
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)
Symbol
Parameter
fmax Maximum Clock Frequency (50% Duty Cycle)
(Figures 3 and9)
tPLH,
tPHL
Maximum Propagation Delay, Latch Clock to QH
(Figures 2 and 9)
tPLH,
tPHL
Maximum Propagation Delay, Shift Clock to QH
(Figures 3 and 9)
tPLH,
tPHL
Maximum Propagation Delay, Serial Shift/Parallel Load to QH
(Figures 5 and 9)
tPLZ,
tPHZ
Maximum Propagation Delay, Output Enable to QH
(Figures 4 and 10)
tPZL,
tPZH
Maximum Propagation Delay, Output Enable to QH
(Figures 4 and 10)
tTLH,
tTHL
Maximum Output Transition Time, Any Output
(Figures 2 and 9)
Cin Maximum Input Capacitance
Cout Maximum Three−State Output Capacitance
(Output in High−Impedance State)
VCC
Guaranteed Limit
V −55_C to 25_C ≤ 85_C ≤ 125_C Unit
2.0
6.0
3.0
15
4.5
30
6.0
35
4.8
4.0
MHz
10
8.0
24
20
28
24
2.0
175
3.0
100
4.5
40
6.0
30
225
275
ns
110
125
50
60
40
50
2.0
160
3.0
90
4.5
30
6.0
25
200
240
ns
130
160
40
48
30
40
2.0
160
3.0
90
4.5
30
6.0
25
200
240
ns
130
160
40
48
30
40
2.0
150
3.0
80
4.5
27
6.0
23
170
200
ns
100
130
30
40
25
30
2.0
150
3.0
80
4.5
27
6.0
23
170
200
ns
100
130
30
40
25
30
2.0
60
3.0
23
4.5
12
6.0
10
75
90
ns
27
31
15
18
13
15
−
10
10
10
pF
−
15
15
15
pF
Typical @ 25_C, VCC = 5.0 V
CPD Power Dissipation Capacitance (per Package)*
50
pF
*Used to determine the no−load dynamic power consumption: PD = CPD VCC2f + ICC VCC.
http://onsemi.com
4