CS2842A Datasheet, PDF (4/10 Pages) Cherry Semiconductor Corporation – Off-Line Current Mode PWM Control Circuit with Undervoltage Lockout

CS2842A, CS3842A, CS2843A, CS3843A
ELECTRICAL CHARACTERISTICS (continued) (−25° ≤ T_A ≤ 85° for CS2842A/CS2843A, 0° ≤ T_A ≤ 70° for CS3842A/CS3843A.
V_CC = 15 V*; R_T = 680 Ω, C_T = 0.022 μF for triangular mode, R_T = 10 kΩ, C_T = 3.3 nF for sawtooth mode (see Figure 7);
unless otherwise stated.)
CS2842A/CS2843A CS3842A/CS3843A
Characteristic
Error Amp Section
Test Conditions
Min Typ Max Min Typ Max _Unit
Input Voltage
Input Bias Current
A_VOL
Unity Gain Bandwidth
V_COMP = 2.5 V
V_FB = 0
2.0 ≤ V_OUT ≤ 4.0 V
Note 4.
2.45 2.50 2.55 2.42 2.50 2.58 V
− −0.3 −1.0 − −0.3 −2.0 μA
65
90
−
65
90
−
dB
0.7 1.0
−
0.7 1.0
− MHz
PSRR
Output Sink Current
Output Source Current
V_OUT High
V_OUT Low
Current Sense Section
12 ≤ V_CC ≤ 25 V
V_FB = 2.7 V, V_COMP = 1.1 V
V_FB = 2.3 V, V_COMP = 5.0 V
V_FB = 2.3 V, 15 kΩ to ground
V_FB = 2.7 V, 15 kΩ to V_REF
60
70
−
60
70
−
dB
2.0 6.0
−
2.0 6.0
−
mA
−0.5 −0.8 − −0.5 −0.8 −
mA
5.0 6.0
−
5.0 6.0
−
V
−
0.7 1.1
−
0.7 1.1
V
Gain
Notes 5 & 6.
2.85 3.00 3.15 2.85 3.00 3.15 V/V
Maximum Input Signal
PSRR
Input Bias Current
Delay to Output
Output Section
V_COMP = 5.0 V (Note 5.)
12 ≤ V_CC ≤ 25 V (Note 5.)
V_SENSE = 0
T_J = 25°C (Note 4.)
0.9 1.0 1.1 0.9 1.0 1.1
V
−
70
−
−
70
−
dB
−
−2.0 −10
−
−2.0 −10
μA
−
150 300
−
150 300
ns
Output Low Level
I_SINK = 20 mA
I_SINK = 200 mA
−
0.1 0.4
−
0.1 0.4
V
−
1.5 2.2
−
1.5 2.2
V
Output High Level
Rise Time
Fall Time
Output Leakage
Total Standby Current
I_SOURCE = 20 mA
I_SOURCE = 200 mA
T_J = 25°C, C_L = 1.0 nF (Note 4.)
T_J = 25°C, C_L = 1.0 nF (Note 4.)
UVLO Active, V_OUT = 0
13 13.5 −
13 13.5 −
V
12 13.5 −
12 13.5 −
V
−
50 150
−
50 150 ns
−
50 150
−
50 150 ns
− −0.01 −10.00 − −0.01 −10.00 μA
Startup Current
−
−
0.5 1.0
−
0.5 1.0 mA
Operating Supply Current
V_FB = V_SENSE = 0 V,
R_T = 10 kΩ, C_T = 3.3 nF
11
17
−
11
17
−
mA
V_CC Zener Voltage
I_CC = 25 mA
−
34
−
−
34
−
V
4. These parameters, although guaranteed, are not 100% tested in production.
5. Parameters measured at trip point of latch with V_FB = 0.
6. Gain defined as: A = ΔV_COMP/ΔV_SENSE; 0 ≤ V_SENSE ≤ 0.8 V.
*Adjust V_CC above the start threshold before setting at 15 V.
http://onsemi.com
4