CS1124-D Datasheet, PDF (4/8 Pages) ON Semiconductor – Dual Variable-Reluctance Sensor Interface IC

CS1124
V– + INAdj RAdj
(2)
As V_RS begins to rise and fall, it will be superimposed on
the DC biased voltage at V⁺.
V+ + INP1(R1 ) RRS) ) VRS
(3)
To get comparator COMP1 to trip, the following
condition is needed when crossing in the positive direction,
V+ u V– ) VHYS
(4)
(V_HYS is the built–in hysteresis set to 160 mV), or when
crossing in the negative direction,
V+ t V– * VHYS
(5)
Combining equations 2, 3, and 4, we get:
INP1(R1 ) RRS) ) VRS u INAdj RAdj ) VHYS (6)
therefore,
VRS(+TRP) t INAdj RAdj * INP1(R1 ) RRS) ) VHYS
(7)
It should be evident that tripping on the negative side is:
VRS(–TRP) t INAdj RAdj * INP1(R1 ) RRS) * VHYS
(8)
In normal mode,
INP1 + INAdj
(9)
We can now re–write equation (7) as:
VRS(+TR) u INP1(RAdj * R1 * RRS) ) VHYS (10)
By making
RAdj + R1 ) RRS
(11)
you can detect signals with as little amplitude as V_HYS.
A design example is given in the applications section.
OPEN SENSOR PROTECTION
The CS1124 has a DIAG pin that when pulled high (5.0 V),
will increase the IN_Adj current source by roughly 50%.
Equation (7) shows that a larger V_RS(+TRP) voltage will be
needed to trip comparator COMP1. However, if no V_RS
signal is present, then we can use equations 1, 2, and 4
(equation 5 does not apply in this mode) to get:
INP1(R1 ) RRS) u INP1 KI RAdj ) VHYS (12)
Since R_RS is the only unknown variable we can solve for
R_RS,
RRS + ^INP1
KI
RAdj
INP1
)
VHYS
*
R1
(13)
Equation (13) shows that if the output switches states
when entering the diag mode with V_RS = 0, the sensor
impedance must be greater than the above calculated value.
This can be very useful in diagnosing intermittent sensor.
INPUT PROTECTION
As shown in Figure 2, an active clamp is provided on each
input to limit the voltage on the input pin and prevent
substrate current injection. The clamp is specified to handle
±12 mA. This puts an upper limit on the amplitude of the
sensor output. For example, if R1 = 20 k, then
VRS(MAX) + 20 k 12 mA + 240 V
Therefore, the V_{RS(pk–pk)} voltage can be as high as 480 V.
The CS1124 will typically run at a frequency up to 1.8 MHz
if the input signal does not activate the positive or negative
input clamps. Frequency performance will be lower when
the positive or negative clamps are active. Typical
performance will be up to a frequency of 680 kHz with the
clamps active.
http://onsemi.com
4