|
NBXDBA019 Datasheet, PDF (3/6 Pages) ON Semiconductor – Clock Oscillator | |||
|
◁ |
NBXDBA019, NBXHBA019, NBXSBA019
Table 6. DC CHARACTERISTICS (VDD = 3.3 V ± 10%, GND = 0 V, TA = â40°C to +85°C) (Note 2)
Symbol
Characteristic
Conditions
Min.
Typ.
Max.
Units
IDD
Power Supply Current
VIH
OE and FSEL Input HIGH Voltage
VIL
OE and FSEL Input LOW Voltage
IIH
Input HIGH Current
OE
FSEL
78
2000
GND â 300
â100
â100
100
mA
VDD
mV
800
mV
+100
mA
+100
IIL
Input LOW Current
OE
FSEL
â100
â100
+100
mA
+100
VOH
Output HIGH Voltage
VDD = 3.3 V
VDDâ1195
2105
VDDâ945
mV
2355
VOL
Output LOW Voltage
VDD = 3.3 V
VDDâ1945
1355
VDDâ1600
mV
1700
VOUTPP
Output Voltage Amplitude
660
mV
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. Measurement taken with outputs terminated with 50 ohm to VDDâ2 V. See Figure 5.
Table 7. AC CHARACTERISTICS (VDD = 3.3 V ± 10%, GND = 0 V, TA = â40°C to +85°C) (Note 3)
Symbol
Characteristic
Conditions
Min.
Typ.
Max.
Units
fCLKOUT
Output Clock Frequency
FSEL = HIGH
FSEL = LOW
125
MHz
250
Df
Frequency Stability â
NBXDBA019/NBXSBA019/NBXHBA019
(Note 4)
±50
ppm
FNOISE
PhaseâNoise Performance
fCLKout = 125 MHz/250 MHz
(See Figures 3 and 4)
100 Hz of Carrier
1 kHz of Carrier
10 kHz of Carrier
â112/â105
â123/â116
â131/â124
dBc/Hz
dBc/Hz
dBc/Hz
100 kHz of Carrier
â131/â124
dBc/Hz
1 MHz of Carrier
â139/â133
dBc/Hz
10 MHz of Carrier
â161/â158
dBc/Hz
tjit(F)
tjitter
RMS Phase Jitter
Cycle to Cycle, RMS
Cycle to Cycle, PeakâtoâPeak
12 kHz to 20 MHz
1000 Cycles
1000 Cycles
0.4
0.9
ps
1
8
ps
7
30
ps
Period, RMS
10,000 Cycles
0.6
4
ps
Period, PeakâtoâPeak
10,000 Cycles
5
20
ps
tOE/OD
tDUTY_CYCLE
Output Enable/Disable Time
Output Clock Duty Cycle
(Measured at Cross Point)
200
ns
48
50
52
%
tR
Output Rise Time (20% and 80%)
250
400
ps
tF
Output Fall Time (80% and 20%)
250
400
ps
tstart
Startâup Time
Aging
1st Year
1
5
ms
3
ppm
Every Year After 1st
1
ppm
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
3. Measurement taken with outputs terminated with 50 ohm to VDDâ2 V. See Figure 5.
4. Parameter guarantees 10 years of aging. Includes initial stability at 25°C, shock, vibration, and first year aging.
http://onsemi.com
3
|
▷ |