MC74VHC1G00_14 Datasheet, PDF (3/6 Pages) ON Semiconductor – Single 2-Input NAND Gate

MC74VHC1G00
DC ELECTRICAL CHARACTERISTICS
Symbol
V_IH
Parameter
Minimum High−Level
Input Voltage
V_IL
Maximum Low−Level
Input Voltage
V_OH Minimum High−Level
Output Voltage
V_IN = V_IH or V_IL
V_OL Maximum Low−Level
Output Voltage
V_IN = V_IH or V_IL
I_IN
Maximum Input
Leakage Current
I_CC Maximum Quiescent
Supply Current
V_CC
Test Conditions
(V)
2.0
3.0
4.5
5.5
2.0
3.0
4.5
5.5
V_IN = V_IH or V_IL
2.0
I_OH = −50 mA 3.0
4.5
V_IN = V_IH or V_IL
I_OH = −4 mA 3.0
I_OH = −8 mA 4.5
V_IN = V_IH or V_IL
2.0
I_OL = 50 mA 3.0
4.5
V_IN = V_IH or V_IL
I_OL = 4 mA 3.0
I_OL = 8 mA 4.5
V_IN = 5.5 V or GND
0 to
5.5
V_IN = V_CC or GND
5.5
T_A = 255C
Min Typ Max
1.5
2.1
3.15
3.85
0.5
0.9
1.35
1.65
1.9 2.0
2.9 3.0
4.4 4.5
2.58
3.94
0.0 0.1
0.0 0.1
0.0 0.1
0.36
0.36
±0.1
1.0
T_A v 855C
Min Max
1.5
2.1
3.15
3.85
0.5
0.9
1.35
1.65
1.9
2.9
4.4
*555C to 1255C
Min Max _Unit
1.5
V
2.1
3.15
3.85
0.5
V
0.9
1.35
1.65
1.9
V
2.9
4.4
2.48
2.34
3.80
3.66
0.1
0.1
V
0.1
0.1
0.1
0.1
0.44
0.52
0.44
0.52
±1.0
±1.0 mA
10
40 mA
AC ELECTRICAL CHARACTERISTICS Input t_r = t_f = 3.0 ns
T_A = 255C
T_A v 855C *555C to 1255C
Symbol
Parameter
Test Conditions
Min
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ tPLH,
t_PHL
Maximum Propagation V_CC = 3.3 $ 0.3 V C_L = 15 pF
Delay, Input A or B to Y
C_L = 50 pF
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _{VCC=5.0$0.5V CL=15pF}
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _{CL = 50 pF}
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _{CIN MaximumInput}
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ^Capacitance
Typ Max Min Max Min
4.5 7.9
9.5
5.6 11.4
13.0
3.0 5.5
6.5
3.8 7.5
8.5
5.5 10
10
Typical @ 25°C, V_CC = 5.0 V
Max _Unit
11.0 ns
15.5
8.0
10.0
10 pF
C_PD Power Dissipation Capacitance (Note 6)
10
pF
6. C_PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: I_CC(OPR) = C_PD  V_CC  f_in + I_CC. C_PD is used to determine the no−load dynamic
power consumption; P_D = C_PD  V_CC2  f_in + I_CC  V_CC.
http://onsemi.com
3