English
Language : 

MC74HC540A_14 Datasheet, PDF (3/7 Pages) ON Semiconductor – Octal 3-State Inverting Buffer/Line Driver/Line Receiver
MC74HC540A
DC CHARACTERISTICS (Voltages Referenced to GND)
Guaranteed Limit
Symbol
Parameter
VCC
Condition
V
VIH Minimum High−Level Input Voltage Vout = 0.1 V
2.0
|Iout| ≤ 20 mA
3.0
4.5
6.0
VIL Maximum Low−Level Input Voltage Vout = VCC − 0.1 V
2.0
|Iout| ≤ 20 mA
3.0
4.5
6.0
VOH Minimum High−Level Output
Vin = VIL
2.0
Voltage
|Iout| ≤ 20 mA
4.5
6.0
VOL Maximum Low−Level Output
Voltage
Vin = VIL
Vin = VIH
|Iout| ≤ 20 mA
|Iout| ≤ 3.6 mA 3.0
|Iout| ≤ 6.0 mA 4.5
|Iout| ≤ 7.8 mA 6.0
2.0
4.5
6.0
Vin = VIH
|Iout| ≤ 3.6 mA 3.0
|Iout| ≤ 6.0 mA 4.5
|Iout| ≤ 7.8 mA 6.0
Iin
Maximum Input Leakage Current Vin = VCC or GND
6.0
IOZ Maximum Three−State Leakage
Output in High Impedance State
6.0
Current
Vin = VIL or VIH
Vout = VCC or GND
ICC Maximum Quiescent Supply
Vin = VCC or GND
6.0
Current (per Package)
Iout = 0 mA
−55 to
25°C
1.50
2.10
3.15
4.20
0.50
0.90
1.35
1.80
1.9
4.4
5.9
2.48
3.98
5.48
0.1
0.1
0.1
0.26
0.26
0.26
±0.1
±0.5
4
≤85°C
1.50
2.10
3.15
4.20
0.50
0.90
1.35
1.80
1.9
4.4
5.9
2.34
3.84
5.34
0.1
0.1
0.1
0.33
0.33
0.33
±1.0
±5.0
≤125°C Unit
1.50
V
2.10
3.15
4.20
0.50
V
0.90
1.35
1.80
1.9
V
4.4
5.9
2.20
3.70
5.20
0.1
V
0.1
0.1
0.40
0.40
0.40
±1.0
mA
±10.0
mA
40
160
mA
AC CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)
Guaranteed Limit
Symbol
tPLH,
tPHL
Parameter
Maximum Propagation Delay, Input A to Output Y
(Figures 2 and 4)
tPLZ,
tPHZ
Maximum Propagation Delay, Output Enable to Output Y
(Figures 3 and 5)
tPZL,
tPZH
Maximum Propagation Delay, Output Enable to Output Y
(Figures 3 and 5)
tTLH,
tTHL
Maximum Output Transition Time, Any Output
(Figures 2 and 4)
Cin Maximum Input Capacitance
Cout Maximum 3−State Output Capacitance (Output in High Impedance State)
VCC −55 to
V
25°C
2.0
80
3.0
30
4.5
18
6.0
15
2.0
110
3.0
45
4.5
25
6.0
21
2.0
110
3.0
45
4.5
25
6.0
21
2.0
60
3.0
22
4.5
12
6.0
10
10
15
≤85°C
100
40
23
20
140
60
31
26
140
60
31
26
75
28
15
13
10
15
≤125°C Unit
120
ns
55
28
25
165
ns
75
38
31
165
ns
75
38
31
90
ns
34
18
15
10
pF
15
pF
Typical @ 25°C, VCC = 5.0 V, VEE = 0 V
CPD Power Dissipation Capacitance (Per Buffer) (Note 7)
35
pF
7. Used to determine the no−load dynamic power consumption: PD = CPD VCC2f + ICC VCC.
http://onsemi.com
3