CAT25M02 Datasheet, PDF (3/12 Pages) ON Semiconductor – 2 Mb SPI Serial CMOS EEPROM

CAT25M02
Table 4. A.C. CHARACTERISTICS
(V_CC = 1.7 V to 5.5 V, T_A = −40°C to +85°C and V_CC = 2.5 V to 5.5 V, T_A = −40°C to +125°C, unless otherwise specified.) (Note 6)
V_CC = 1.7 V − 5.5 V
V_CC = 2.5 V − 5.5 V
Symbol
Parameter
Min
Max
Min
Max
Units
f_SCK
Clock Frequency
DC
5
DC
10
MHz
t_SU
Data Setup Time
20
10
ns
t_H
Data Hold Time
20
10
ns
t_WH
SCK High Time
75
40
ns
t_WL
SCK Low Time
75
40
ns
t_LZ
HOLD to Output Low Z
50
25
ns
t_RI (Note 7)
Input Rise Time
2
2
ms
t_FI (Note 7)
Input Fall Time
2
2
ms
t_HD
HOLD Setup Time
0
0
ns
t_CD
HOLD Hold Time
10
10
ns
t_V
Output Valid from Clock Low
75
40
ns
t_HO
Output Hold Time
0
0
ns
t_DIS
Output Disable Time
50
20
ns
t_HZ
HOLD to Output High Z
100
25
ns
t_CS
CS High Time
80
40
ns
t_CSS
CS Setup Time
60
30
ns
t_CSH
CS Hold Time
60
30
ns
t_CNS
CS Inactive Setup Time
60
30
ns
t_CNH
CS Inactive Hold Time
60
30
ns
t_WPS
WP Setup Time
20
10
ns
t_WPH
WP Hold Time
20
10
ns
t_WC (Notes 9, 10) Write Cycle Time
6
6
ms
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Table 5. POWER−UP TIMING (Notes 7, 8)
Symbol
Parameter
Max
Units
t_PUR, t_PUW
Power−up to Read / Write Operation
0.1
ms
6. AC Test Conditions:
Input Pulse Voltages: 0.3 V_CC to 0.7 V_CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V_CC
Output load: current source I_{OL max}/I_{OH max}; C_L = 30 pF
7. This parameter is tested initially and after a design or process change that affects the parameter.
8. t_PUR and t_PUW are the delays required from the time V_CC is stable until the specified operation can be initiated.
9. t_WC is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
10. The t_WC time can be set by the user to allow faster internal writes (max 3 ms) by setting the t_WC bit from the Status Register. The fast write
mode is recommended for V_CC > 2.5 V.
http://onsemi.com
3