English
Language : 

MC74VHC4051_06 Datasheet, PDF (11/16 Pages) ON Semiconductor – Analog Multiplexers / Demultiplexers High-Performance Silicon-Gate CMOS
MC74VHC4051, MC74VHC4052, MC74VHC4053
VIS
RL
fin
0.1μF
16
ON
OFF
VEE
RL
RL
6
7
8
VOS
CL* RL
CL*
*Includes all probe and jig capacitance
Figure 24. Crosstalk Between Any Two
Switches, Test Set--Up
VCC
ANALOG I/O
VCC
A
16
ON/OFF
OFF/ON
COMMON O/I
NC
6
7
VEE
8
VCC
11
CHANNEL SELECT
Figure 25. Power Dissipation Capacitance,
Test Set--Up
VIS
0.1μF
fin
VCC
16
ON
VOS
RL
CL*
TO
DISTORTION
METER
6
7
8
VEE
*Includes all probe and jig capacitance
Figure 26. Total Harmonic Distortion, Test Set--Up
0
--10
FUNDAMENTAL FREQUENCY
--20
--30
--40
--50
DEVICE
--60
SOURCE
--70
--80
--90
--100
1.0
2.0
FREQUENCY (kHz)
Figure 27. Plot, Harmonic Distortion
3.125
APPLICATIONS INFORMATION
The Channel Select and Enable control pins should be at
VCC or GND logic levels. VCC being recognized as a logic
high and GND being recognized as a logic low. In this
example:
VCC = +5V = logic high
GND = 0V = logic low
The maximum analog voltage swings are determined by
the supply voltages VCC and VEE. The positive peak analog
voltage should not exceed VCC. Similarly, the negative peak
analog voltage should not go below VEE. In this example,
the difference between VCC and VEE is ten volts. Therefore,
using the configuration of Figure 28, a maximum analog
signal of ten volts peak--to--peak can be controlled. Unused
analog inputs/outputs may be left floating (i.e., not
connected). However, tying unused analog inputs and
outputs to VCC or GND through a low value resistor helps
minimize crosstalk and feedthrough noise that may be
picked up by an unused switch.
Although used here, balanced supplies are not a
requirement. The only constraints on the power supplies are
that:
VCC -- GND = 2 to 6 volts
VEE -- GND = 0 to --6 volts
VCC -- VEE = 2 to 12 volts
and VEE ≤ GND
When voltage transients above VCC and/or below VEE are
anticipated on the analog channels, external Germanium or
Schottky diodes (Dx) are recommended as shown in Figure
29. These diodes should be able to absorb the maximum
anticipated current surges during clipping.
http://onsemi.com
11