English
Language : 

CAT3649 Datasheet, PDF (11/14 Pages) ON Semiconductor – 6-Channel Quad-Mode LED Driver with 32 Dimming Levels & PWM
CAT3649
Figure 28. ADIM Dimming Timing Diagram (no CPWM, PWM high)
CPWM Filtering Capacitor
The PWM input signal controls the LED current
proportionally to its duty cycle. When the LED driver
operates in PWM dimming mode, the CPWM capacitor
minimizes the LED current ripple. This prevents audio noise
from the LED driver output capacitors as the PWM signal is
converted into a near DC current internally. The PWM input
is a logic input and the amplitude of the PWM signal does
not affect the LED current. An internal 4 mA current source
is charging the CPWM capacitor when the PWM input is high
until it reaches a maximum voltage; see Figure 29 block
diagram. The internal resistor R (150 kW) and external
capacitor CPWM act as a low pass filter with a cut−off
frequency fC = 1 / 2π R CPWM.
To minimize the ripple current, we recommend the PWM
frequency fPWM to be at least 40 times greater than the
cut−off frequency fC:
fPWM w 40 fC or
(eq. 2)
CPWM
w
(2p
40
R fPWM)
(eq. 3)
For example for fPWM = 1 kHz, the capacitor value is:
CPWM w (2p
40
150 103
103) + 42 nF (eq. 4)
We recommend a 47 nF capacitor CPWM compatible for
any PWM frequency between 1 kHz and 200 kHz. For PWM
frequency below 1 kHz, the above formula will provide the
recommended capacitor value.
The CPWM capacitor affects the power−up time which is
the time to reach the nominal LED current. The power−up
time (tPU) is proportional to the CPWM capacitor value and
can be calculated as follows.
tPU ^ CPWM 3 105
(eq. 5)
For example, for CPWM = 47 nF, tPU is about 15 ms.
PWM
4 mA
N1
Buffer
R
150 kW
VC
G1
Voltage−
controlled
current
source
CPWM
47 nF
I = LED
current
reference
I = g x VC
(for LED at
max current,
g = 0.045)
GND
Figure 29. PWM Circuit Block Diagram
http://onsemi.com
11