English
Language : 

NTMS4706N Datasheet, PDF (1/6 Pages) ON Semiconductor – Power MOSFET 30 V, 10.3 A, Single N−Channel, SO−8
NTMS4706N
Power MOSFET
30 V, 10.3 A, Single N−Channel, SO−8
Features
• Low RDS(on)
• Low Gate Charge
• Standard SO−8 Single Package
• Pb−Free Package is Available
Applications
• Notebooks, Graphics Cards
• Synchronous Rectification
• High Side Switch
• DC−DC Converters
MAXIMUM RATINGS (TJ = 25°C unless otherwise stated)
Parameter
Symbol Value Unit
Drain−to−Source Voltage
VDSS
30
V
Gate−to−Source Voltage
VGS
±20 V
Continuous Drain
Current (Note 1)
Steady TA = 25°C
ID
State TA = 85°C
8.6 A
6.2
t v 10 s TA = 25°C
10.3
Power Dissipation
(Note 1)
Steady TA = 25°C
PD
State
1.5 W
t v 10 s
2.2
Continuous Drain
Current (Note 2)
Power Dissipation
(Note 2)
Steady TA = 25°C
ID
State TA = 85°C
TA = 25°C
PD
6.4 A
4.6
0.83 W
Pulsed Drain Current
tp = 10 ms
IDM
31
A
Operating Junction and Storage Temperature
TJ, −55 to °C
Tstg
150
Source Current (Body Diode)
IS
2.1 A
Single Pulse Drain−to−Source Avalanche Energy EAS
(VDD = 25 V, VGS = 10 V, IL Peak = 7.5 A,
L = 10 mH, RG = 25 W)
150 mJ
Lead Temperature for Soldering Purposes
(1/8″ from case for 10 s)
TL
260 °C
THERMAL RESISTANCE MAXIMUM RATINGS
Parameter
Symbol Value Unit
Junction−to−Ambient – Steady State (Note 1)
RqJA
83.5 °C/W
Junction−to−Ambient – t v 10 s (Note 1)
RqJA
58
Junction−to−Ambient – Steady State (Note 2)
RqJA
150
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
1. Surfacemounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq
[1 oz] including traces).
2. Surfacemounted on FR4 board using the minimum recommended pad size.
http://onsemi.com
V(BR)DSS
RDS(ON) TYP
30 V
9.0 mW @ 10 V
11.4 mW @ 4.5 V
ID MAX
(Note 1)
10.3 A
N−Channel
D
G
S
MARKING DIAGRAM/
PIN ASSIGNMENT
1
SO−8
CASE 751
STYLE 12
1
Source
8
Drain
Source
Drain
Source
Drain
Gate
Drain
Top View
4706N = Device Code
A
= Assembly Location
L
= WaferLot
Y
= Year
WW = Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
Device
Package
Shipping†
NTMS4706NR2
SO−8 2500/Tape & Reel
NTMS4706NR2G SO−8 2500/Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting
Techniques Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2005
1
November, 2005 − Rev. 3
Publication Order Number:
NTMS4706N/D