English
Language : 

NTD12N10-1G Datasheet, PDF (1/8 Pages) ON Semiconductor – Power MOSFET 12 Amps, 100 Volts
NTD12N10
Power MOSFET
12 Amps, 100 Volts
N−Channel Enhancement−Mode DPAK
Features
• Source−to−Drain Diode Recovery Time Comparable to a Discrete
Fast Recovery Diode
• Avalanche Energy Specified
• IDSS and RDS(on) Specified at Elevated Temperature
• Mounting Information Provided for the DPAK Package
• These are Pb−Free Devices
Typical Applications
• PWM Motor Controls
• Power Supplies
• Converters
MAXIMUM RATINGS (TC = 25°C unless otherwise noted)
Rating
Symbol Value Unit
Drain−to−Source Voltage
Drain−to−Source Voltage (RGS = 1.0 MW)
Gate−to−Source Voltage
− Continuous
− Non−Repetitive (tp ≤ 10 ms)
Drain Current − Continuous @ TA = 25°C
− Continuous @ TA =100°C
− Pulsed (Note 3)
Total Power Dissipation
Derate above 25°C
Total Power Dissipation @ TA = 25°C (Note 1)
Total Power Dissipation @ TA = 25°C (Note 2)
Operating and Storage Temperature Range
VDSS
VDGR
VGS
VGSM
ID
ID
IDM
PD
TJ, Tstg
100
100
± 20
± 30
12
7.0
36
56.6
0.38
1.76
1.28
−55 to
+175
Vdc
Vdc
Vdc
Vpk
Adc
Apk
W
W/°C
W
W
°C
Single Pulse Drain−to−Source Avalanche
Energy − Starting TJ = 25°C
(VDD = 50 Vdc, VGS = 10 Vdc,
IL = 12 Apk, L = 1.0 mH, RG = 25 W)
EAS
75
mJ
Thermal Resistance
− Junction to Case
− Junction to Ambient (Note 1)
− Junction to Ambient (Note 2)
RqJC
RqJA
RqJA
°C/W
2.65
85
117
Maximum Temperature for Soldering
Purposes, 1/8 in from case for 10 seconds
TL
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. When surface mounted to an FR4 board using 0.5 sq in pad size.
2. When surface mounted to an FR4 board using the minimum recommended
pad size.
3. Pulse Test: Pulse Width = 10 ms, Duty Cycle = 2%.
http://onsemi.com
V(BR)DSS
100 V
RDS(on) TYP
165 mW @ 10 V
ID MAX
12 A
N−Channel
D
G
S
12
3
MARKING DIAGRAMS
& PIN ASSIGNMENTS
4
Drain
4
DPAK
CASE 369C
(Surface Mount)
STYLE 2
1
Gate
2
Drain
3
Source
4
1
2
3
DPAK
CASE 369D
(Straight Lead)
STYLE 2
4
Drain
Y
WW
T12N10
G
12 3
Gate Drain Source
= Year
= Work Week
= Device Code
= Pb−Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2010
1
May, 2010 − Rev. 8
Publication Order Number:
NTD12N10/D