English
Language : 

NCP702 Datasheet, PDF (1/20 Pages) ON Semiconductor – Ultra-Low Quiescent Current, Ultra-Low Noise, LDO Linear Voltage Regulator
NCP702
200 mA, Ultra-Low Quiescent
Current, Ultra-Low Noise, LDO
Linear Voltage Regulator
Noise sensitive applications such as Phase Locked Loops,
Oscillators, Frequency Synthesizers, Low Noise Amplifiers and other
Precision Instrumentation require very clean power supplies. The
NCP702 is a 200 mA LDO that provides the engineer with a very
stable, accurate voltage with ultra−low noise and very high Power
Supply Rejection Ratio (PSRR), making it suitable for RF
applications. The device doesn’t require an additional noise bypass
capacitor to achieve ultra−low noise performance. In order to optimize
performance for battery operated portable applications, the NCP702
employs an Adaptive Ground Current feature for ultra−low ground
current consumption during light−load conditions.
Features
• Operating Input Voltage Range: 2.0 V to 5.5 V
• Available in Fixed Voltage Options: 0.8 to 3.5 V
Contact Factory for Other Voltage Options
• Output Voltage Trimming Step: 2.5 mV
• Ultra−Low Quiescent Current of Typ. 10 mA
• Ultra−Low Noise: 11 mVRMS from 100 Hz to 100 kHz
• Very Low Dropout: 140 mV Typical at 200 mA
• ±2% Accuracy Over Full Load/Line/Temperature
• High PSRR: 68 dB at 1 kHz
• Thermal Shutdown and Current Limit Protections
• Internal Soft−Start to Limit the Turn−On Inrush Current
• Stable with a 1 mF Ceramic Output Capacitor
• Available in TSOP−5 and XDFN 1.5 x 1.5 mm Package
• Active Output Discharge for Fast Output Turn−Off
• These are Pb−Free Devices
Typical Applicaitons
• PDAs, Mobile Phones, GPS, Smartphones
• Wireless Handsets, Wireless LAN, Bluetooth, Zigbee
• Portable Medical Equipment
• Other Battery Powered Applications
VIN
CIN 1 mF
NCP702
IN
OUT
EN
GND
COUT
VOUT
1 mF
Figure 1. Typical Application Schematic
http://onsemi.com
5
1
TSOP−5
SN SUFFIX
CASE 483
1
XDFN−6
MX SUFFIX
CASE 711AE
MARKING DIAGRAMS
5
XXXAYW
G
1
1
XM
G
X, XXX = Specific Device Code
M = Date Code
A = Assembly Location
Y = Year
W = Work Week
G = Pb−Free Package
PIN CONNECTIONS
1
IN
OUT
GND
EN
N/C
5−Pin TSOP−5
(Top View)
1
OUT
IN
N/C
N/C
GND
EN
6−Pin XDFN 1.5 x 1.5 mm
(Top View)
ORDERING INFORMATION
See detailed ordering, marking and shipping information in the
package dimensions section on page 18 of this data sheet.
© Semiconductor Components Industries, LLC, 2013
1
July, 2013 − Rev. 3
Publication Order Number:
NCP702/D