English
Language : 

NCP5355 Datasheet, PDF (1/12 Pages) ON Semiconductor – 12 V Synchronous Buck Power MOSFET Driver
NCP5355
12 V Synchronous Buck
Power MOSFET Driver
The NCP5355 is a dual MOSFET gate driver optimized to drive the
gates of both high− and low−side Power MOSFETs in a Synchronous
Buck converter. The NCP5355 is an excellent companion to
multiphase controllers that do not have integrated gate drivers, such as
ON Semiconductor’s NCP5314 or NCP5316. This architecture
provides the power supply designer greater flexibility by being able to
locate the gate drivers close to the MOSFETs.
Driving MOSFETs with a 12 V source as opposed to a 5.0 V can
significantly reduce conduction losses. Optimized internal, adaptive
nonoverlap circuitry further reduces switching losses by preventing
simultaneous conduction of both MOSFETs.
The floating top driver design can accommodate MOSFET drain
voltages as high as 26 V. Both gate outputs can be driven low by
applying a low logic level to the Enable (EN) pin. An Undervoltage
Lockout function ensures that both driver outputs are low when the
supply voltage is low, and a Thermal Shutdown function provides the
IC with overtemperature protection.
The NCP5355 has the same pinout as the NCP5351 5.0 V
Gate Driver.
Features
• 8.0 V − 14 V Gate Drive Capability
• 2.0 A Peak Drive Current
• Rise and Fall Times < 15 ns Typical into 3300 pF
• Propagation Delay from Inputs to Outputs < 30 ns
• Adaptive Nonoverlap Time Optimized for Large Power MOSFETs
• Floating Top Driver Accommodates Applications Up to 26 V
• Undervoltage Lockout to Prevent Switching when the Input
Voltage is Low
• Thermal Shutdown Protection Against Overtemperature
• TG to DRN Pull−Down Resistor Prevents HV Supply−Induced
Turn−On of Top MOSFET
• BG to PGND Pull−Down Resistor Prevents Transient Turn On of
Bottom MOSFET
• Internal Bootstrap Diode Reduces Parts Count and Total
Solution Cost
http://onsemi.com
MARKING
DIAGRAMS
8
1
8
1
SO−8
D SUFFIX
CASE 751
8
5355
ALYW
1
SO−8 EP
D SUFFIX
CASE 751AC
8
5355
ALYW
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
PIN CONNECTIONS
1
DRN
TG
BST
CO
8
PGND
BG
VS
EN
ORDERING INFORMATION
Device
Package
Shipping†
NCP5355D
SO−8
98 Units/Rail
NCP5355DR2
SO−8 2500 / Tape & Reel
NCP5355PDR2 SO−8 EP 2500 / Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2004
1
June, 2004 − Rev. 6
Publication Order Number:
NCP5355/D