|
NB4L858M_09 Datasheet, PDF (1/10 Pages) ON Semiconductor – 2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch | |||
|
NB4L858M
2.5V/3.3V, 3 GHz Dual
Differential Clock/Data 2x2
Crosspoint Switch with
CML Output and Internal
Termination
Description
The NB4L858M is a highâbandwidth low voltage fully differential
dual 2 x 2 crosspoint switch with CML outputs that is suitable for
applications such as SDH/SONET DWDM and high speed switching
applications. Design technique minimizes jitter accumulation,
crosstalk, and signal skew which make this device ideal for
loopâthrough and protection channel switching application. Each
2 x 2 crosspoint switch can fan out and/or multiplex up to 3 Gb/s data
and 3 GHz clock signals.
Differential inputs incorporate a pair of internal 50 W termination
resistors in a centerâtapped configuration (VTDx Pins) and can accept
LVPECL (Positive ECL) or CML input signal without any external
component. This feature provides transmission line termination
onâchip, at the receiver end, eliminating external components.
Differential 16 mA CML output provides matching internal 50 W
terminations, and 400 mV output swings when externally terminated,
50 W to VCC.
The SELECT inputs are singleâended and can be driven with either
LVCMOS or LVTTL input levels. The device is housed in a low
profile 7 x 7 mm 32âpin LQFP package.
Features
⢠Maximum Input Clock Frequency 3 GHz
⢠Maximum Input Data Frequency 3 Gb/s
⢠350 ps Typical Propagation Delay
⢠80 ps Typical Rise and Fall Times
⢠12 ps Channel to Channel Skew
⢠0.5 ps RMS Jitter
⢠5 ps Deterministic Jitter @ 2.5 Gb/s
⢠Operating Range: VCC = 2.3V to 3.6 V with GND = 0 V
⢠CML Output Level (400 mV PeakâtoâPeak Output), Differential
Output
⢠These are PbâFree Devices
http://onsemi.com
MARKING
DIAGRAM*
LQFPâ32
FA SUFFIX
CASE 873A
NB4L
858M
AWLYYWW
32
1
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G
= PbâFree Package
*For additional marking information, refer to
Application Note AND8002/D.
SELA0
DA0
50W
VTDA0
50W
DA0
SELA1
DA1
50W
VTDA1
50W
DA1
0
QA0
A0
QA0
1
0
QA1
A1
QA1
1
SELB0
0
DB0
50W
VTDB0
50W
DB0
QB0
B0
QB0
1
SELB1
0
DB1
50W
VTDB1
50W
DB1
QB1
B1
QB1
1
Figure 1. Functional Block Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
© Semiconductor Components Industries, LLC, 2005
1
December, 2005 â Rev. 9
Publication Order Number:
NB4L858M/D
|
▷ |