|
NB3RL02 Datasheet, PDF (1/8 Pages) ON Semiconductor – Low Phase-Noise Two-Channel Clock Fanout Buffer | |||
|
NB3RL02
Low Phase-Noise
Two-Channel Clock Fanout
Buffer
The NB3RL02 is a lowâskew, low jitter 1:2 clock fanâout buffer,
ideal for use in portable endâequipment, such as mobile phones. With
integrated LDO and output control circuitry.
The MCLK_IN pin has an AC coupling capacitor and will directly
accept a square or sine wave clock input, such as a temperature
compensated crystal oscillator (TCXO). The minimum acceptable
input amplitude of the sine wave is 300 mV peakâtoâpeak.
The two clock outputs are enabled by control inputs CLK_REQ1
and CLK_REQ2.
The NB3RL02 has an integrated LowâDropâOut (LDO) voltage
regulator which accepts input voltages from 2.3 V to 5.5 V and outputs
1.8 V at Iout = 50 mA. This 1.8 V supply is externally available to
provide regulated power to peripheral devices, such as a TCXO.
The adaptive clock output buffers offer controlled slewârate over a
wide capacitive loading range which minimizes EMI emissions,
maintains signal integrity, and minimizes ringing caused by signal
reflections on the clock distribution lines.
The NB3RL02 is offered in a 0.4 mm pitch waferâlevelâchipâscale
(WLCS) package and is optimized for very low standby current
consumption.
Features
⢠Low Additive Noise:
⦠â149 dBc/Hz at 10 kHz Offset Phase Noise
⦠0.37 ps (rms) Output Jitter
⢠Limited Output Slew Rate for EMI Reduction
(1 ns to 5 ns/Rise/Fall Time for 10â50 pF Loads)
⢠Regulated 1.8 V Output Supply Available for External Clock Source,
ie. TCX0
⢠UltraâSmall Package:
⦠8âball: 0.4 mm Pitch WLCS
⢠ESD Performance Exceeds JESD 22
⦠2000 V HumanâBody Model (A114âA)
⦠200 V Machine Model (A115âA)
⦠1000 V ChargedâDevice Model (JESD22âC101âA Level III)
⢠These are PbâFree Devices
Applications
⢠Cellular Phones
⢠Global Positioning Systems (GPS)
www.onsemi.com
MARKING
DIAGRAMS
WLCSP8
CASE 499BQ
RLYYWW
G
RL
= Specific Device Code
YY
= Year
WW = Work Week
G
= PbâFree Package
LOGIC DIAGRAM
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2015
1
September, 2015 â Rev. 3
Publication Order Number:
NB3RL02/D
|
▷ |