NB3N3020 Datasheet, PDF (1/8 Pages) ON Semiconductor – 3.3 V, LV-PECL/LV-CMOS Clock Multiplier

NB3N3020
3.3 V, LV-PECL/LV-CMOS
Clock Multiplier
Description
The NB3N3020 is a high precision, low phase noise selectable clock
multiplier. The device takes a 5 – 27 MHz fundamental mode parallel
resonant crystal or a 2 − 210 MHz LVCMOS single ended clock source
and generates a differential LVPECL output and a single ended
LVCMOS/LVTTL output at a selectable clock output frequency which
is a multiple of the input clock frequency. Three tri−level (Low, Mid,
High) LVCMOS/LVTTL single ended select pins set one of 26
possible clock multipliers. An LVCMOS/LVTTL output enable (OE)
tri−states clock outputs when low.
This device is housed in 5 mm x 4.4 mm narrow body TSSOP 16 pin
package.
Features
• Selectable Clock Multiplier
• External Loop Filter is Not Required
• LV−PECL Differential Output
• LVCMOS/ LVTTL Outputs
• RMS Period Jitter of 5 ps
• Jitter or Low Phase Noise at 125 MHz [25 MHz Input]:
Offset
100 Hz
1 kHz
10 kHz
100 kHz
Noise Power
-95 dBc/Hz
-107 dBc/Hz
-112 dBc/Hz
-117 dBc/Hz
1 MHz
-117 dBc/Hz
10 MHz
-134 dBc/Hz
• Operating Range 3.3 V ±10%
• Industrial Temperature Range −40°C to +85°C
http://onsemi.com
16
1
TSSOP−16
DT SUFFIX
CASE 948F
MARKING
DIAGRAM
16
NB3N
3020
ALYWG
1
G
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
VDD
X1/CLK
X2
Sel2
Sel1
Sel0
OE1
GND
PIN CONFIGURATION
1
16
(Top View)
OE2
VDD
CLK2
CLK2
GND
VDD
CLK1
GND
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
© Semiconductor Components Industries, LLC, 2008
1
September, 2008 − Rev. 0
Publication Order Number:
NB3N3020/D