English
Language : 

NB3L8543S Datasheet, PDF (1/12 Pages) ON Semiconductor – 2.5 V/3.3 V Differential 2:1 MUX to 4 LVDS Clock Fanout Buffer Outputs
NB3L8543S
2.5 V/3.3 V Differential 2:1
MUX to 4 LVDS Clock
Fanout Buffer Outputs with
Clock Enable and Clock
Select
Description
The NB3L8543S is a high performance, low skew 1−to−4 LVDS
Clock Fanout Buffer.
The NB3L8543S features a multiplexed input which can be driven
by either a differential or single−ended input to allow for the
distribution of a lower speed clock along with the high speed system
clock.
The CLK_SEL pin will select the differential CLK and CLK inputs
when LOW (or left open and pulled LOW by the internal pull−down
resistor). When CLK_SEL is HIGH, the differential PCLK and PCLK
inputs are selected.
The common clock enable pin, CLK_EN, is synchronous so that the
outputs will only be enabled/disabled when they are already in the
LOW state. This avoids any chance of generating a runt clock pulse on
the outputs during asynchronous assertion/deassertion of the clock
enable pin. The internal flip flop is clocked on the falling edge of the
input clock; therefore, all associated specification limits are
referenced to the negative edge of the clock input.
Features
• Four Differential LVDS Output Pairs
• Two Selectable Differential Clock Inputs
• CLK/CLK Can Accept LVPECL, LVDS, HCSL, SSTL and HSTL
• PCLK/PCLK Can Accept LVPECL, LVDS, CML and SSTL
• Maximum Output Frequency: 650 MHz
• Additive Phase Jitter, RMS: 50 fs (typical)
• Output Skew: 40 ps (maximum)
• Part−to−part Skew: 200 ps (maximum)
• Propagation Delay: 1.9 ns (maximum)
• Operating Range: VDD = 2.5 V ±5% or 3.3 V ±10%
• −40°C to +85°C Ambient Operating Temperature Range
• TSSOP−20 Package
• These are Pb−Free Devices
www.onsemi.com
MARKING
DIAGRAM
TSSOP−20
DT SUFFIX
CASE 948E
NB3L
8543
ALYWG
G
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
+
CLK_EN
D
Q
Q0
Q0
CLK
0
CLK
Q1
+
Q1
Q2
PCLK
1
Q2
PCLK
Q3
+
Q3
CLK_SEL
+
OE
Figure 1. Simplified Logic Diagram
ORDERING INFORMATION
See detailed ordering and shipping information on page 10 of
this data sheet.
© Semiconductor Components Industries, LLC, 2014
1
October, 2014 − Rev. 1
Publication Order Number:
NB3L8543E/D