NB3H60113G Datasheet, PDF (1/22 Pages) ON Semiconductor – 3.3 V / 2.5 V Programmable OmniClock Generator

NB3H60113G
3.3 V / 2.5 V Programmable
OmniClock Generator
with Single Ended (LVCMOS/LVTTL) and
Differential (LVPECL/LVDS/ HCSL/CML)
Outputs
www.onsemi.com
The NB3H60113G, which is a member of the OmniClock family, is
a one−time programmable (OTP), low power PLL−based clock
generator that supports any output frequency from 8 kHz to 200 MHz.
The device accepts fundamental mode parallel resonant crystal or a
single ended (LVCMOS/LVTTL) reference clock as input. It
WDFN8
CASE 511AT
generates either three single ended (LVCMOS/LVTTL) outputs, or
one single ended output and one differential
MARKING DIAGRAM
(LVPECL/LVDS/HCSL/CML) output. The output signals can be
modulated using the spread spectrum feature of the PLL
(programmable spread spectrum type, deviation and rate) for
applications demanding low electromagnetic interference (EMI).
Using the PLL bypass mode, it is possible to get a copy of the input
clock on any or all of the outputs. The device can be powered down
using the Power Down pin (PD#). It is possible to program the internal
input crystal load capacitance and the output drive current provided by
1
H0MG
G
H0 = Specific Device Code
M = Date Code
G = Pb−Free Device
(Note: Microdot may be in either location)
the device. The device also has automatic gain control (crystal power
limiting) circuitry which avoids the device overdriving the external
ORDERING INFORMATION
crystal.
See detailed ordering and shipping information on page 21 of
this data sheet.
Features
• Member of the OmniClock Family of Programmable Clock
Generators
• Operating Power Supply: 3.3 V ± 10%, 2.5 V ± 10%
• I/O Standards
♦ Inputs: LVCMOS/LVTTL, Fundamental Mode
Crystal
♦ Outputs: LVCMOS/LVTTL
♦ Outputs: LVPECL, LVDS, CML and HCSL
• 3 Programmable Single Ended (LVCMOS/LVTTL)
Outputs from 8 kHz to 200 MHz
• 1 Programmable Differential Clock Output up to
200 MHz
• Input Frequency Range
• Power Saving mode through Power Down Pin
• Programmable PLL Bypass Mode
• Programmable Output Inversion
• Programming and Evaluation Kit for Field
Programming and Quick Evaluation
• Temperature Range −40°C to 85°C
• Packaged in 8−Pin WDFN
• These are Pb−Free Devices
♦ Crystal: 3 MHz to 50 MHz
♦ Reference Clock: 3 MHz to 200 MHz
• Configurable Spread Spectrum Frequency Modulation
Parameters (Type, Deviation, Rate)
• Programmable Internal Crystal Load Capacitors
• Programmable Output Drive Current for Single Ended
Outputs
Typical Applications
• eBooks and Media Players
• Smart Wearables, Portable Medical and Industrial
Equipment
• Set Top Boxes, Printers, Digital Cameras and
Camcorders
© Semiconductor Components Industries, LLC, 2016
1
January, 2016 − Rev. 2
Publication Order Number:
NB3H60113G/D