|
MC14572UB_11 Datasheet, PDF (1/6 Pages) ON Semiconductor – Hex Gate | |||
|
MC14572UB
Hex Gate
The MC14572UB hex functional gate is constructed with MOS
Pâchannel and Nâchannel enhancement mode devices in a single
monolithic structure. These complementary MOS logic gates find
primary use where low power dissipation and/or high noise immunity
is desired. The chip contains four inverters, one NOR gate and one
NAND gate.
Features
⢠Diode Protection on All Inputs
⢠Single Supply Operation
⢠Supply Voltage Range = 3.0 Vdc to 18 Vdc
⢠NOR Input Pin Adjacent to VSS Pin to Simplify Use As An Inverter
⢠NAND Input Pin Adjacent to VDD Pin to Simplify Use As An
Inverter
⢠NOR Output Pin Adjacent to Inverter Input Pin For OR Application
⢠NAND Output Pin Adjacent to Inverter Input Pin For AND
Application
⢠Capable of Driving Two LowâPower TTL Loads or One
LowâPower Schottky TTL Load over the Rated Temperature
Range
⢠These Devices are PbâFree and are RoHS Compliant
MAXIMUM RATINGS (Voltages Referenced to VSS)
Parameter
Symbol
Value
Unit
DC Supply Voltage Range
Input or Output Voltage Range
(DC or Transient)
VDD â0.5 to +18.0 V
Vin, Vout â 0.5 to VDD V
+ 0.5
Input or Output Current (DC or Transient) Iin, Iout
±10
mA
per Pin
Power Dissipation, per Package (Note 1)
PD
500
mW
Ambient Temperature Range
TA
â55 to +125 °C
Storage Temperature Range
Tstg
â65 to +150 °C
Lead Temperature (8âSecond Soldering)
TL
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating: Plastic âP and D/DWâ
Packages: â 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
highâimpedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either VSS or VDD). Unused outputs must be left open.
http://onsemi.com
MARKING
DIAGRAMS
1
1
PDIPâ16
P SUFFIX
16
MC14572UBCP
AWLYYWWG
CASE 648
1
SOICâ16 16
D SUFFIX
CASE 751B
1
14572UBG
AWLYWW
A
= Assembly Location
WL = Wafer Lot
YY
= Year
WW = Work Week
G
= PbâFree Package
ORDERING INFORMATION
Device
Package
Shippingâ
MC14572UBCPG PDIPâ16 25 Units / Rail
(PbâFree)
MC14572UBDG
SOICâ16
(PbâFree)
48 Units / Rail
MC14572UBDR2G SOICâ16 2500/Tape & Reel
(PbâFree)
â For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2011
1
June, 2011 â Rev. 7
Publication Order Number:
MC14572UB/D
|
▷ |