English
Language : 

MC14543B_14 Datasheet, PDF (1/8 Pages) ON Semiconductor – BCD-to-Seven Segment Latch/Decoder/Driver for Liquid Crystals
MC14543B
BCD-to-Seven Segment
Latch/Decoder/Driver for
Liquid Crystals
The MC14543B BCD−to−seven segment latch/decoder/driver is
designed for use with liquid crystal readouts, and is constructed with
complementary MOS (CMOS) enhancement mode devices.
The circuit provides the functions of a 4−bit storage latch and an 8421
BCD−to−seven segment decoder and driver. The device has the
capability to invert the logic levels of the output combination.
The phase (Ph), blanking (BI), and latch disable (LD) inputs are used
to reverse the truth table phase, blank the display, and store a BCD
code, respectively. For liquid crystal (LC) readouts, a square wave is
applied to the Ph input of the circuit and the electrically common
backplane of the display. The outputs of the circuit are connected
directly to the segments of the LC readout. For other types of readouts,
such as light−emitting diode (LED), incandescent, gas discharge, and
fluorescent readouts, connection diagrams are given on this data sheet.
Applications include instrument (e.g., counter, DVM etc.) display
driver, computer/calculator display driver, cockpit display driver, and
various clock, watch, and timer uses.
Features
• Latch Storage of Code
• Blanking Input
• Readout Blanking on All Illegal Input Combinations
• Direct LED (Common Anode or Cathode) Driving Capability
• Supply Voltage Range = 3.0 V to 18 V
• Capable of Driving 2 Low−power TTL Loads, 1 Low−power Schottky
TTL Load or 2 HTL Loads Over the Rated Temperature Range
• Pin−for−Pin Replacement for CD4056A (with Pin 7 Tied to VSS).
• Chip Complexity: 207 FETs or 52 Equivalent Gates
• NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable.
• This Device is Pb−Free and is RoHS Compliant
http://onsemi.com
1
SOIC−16
D SUFFIX
CASE 751B
PIN ASSIGNMENT
LD 1
C2
B3
D4
A5
PH 6
BI 7
VSS 8
16 VDD
15 f
14 g
13 e
12 d
11 c
10 b
9a
MARKING DIAGRAM
16
14543BG
AWLYWW
1
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G
= Pb−Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2014
1
July, 2014 − Rev. 10
Publication Order Number:
MC14543B/D