|
MC14028B_06 Datasheet, PDF (1/7 Pages) ON Semiconductor – BCD−To−Decimal Decoder Binary−To−Octal Decoder | |||
|
MC14028B
BCDâToâDecimal Decoder
BinaryâToâOctal Decoder
The MC14028B decoder is constructed so that an 8421 BCD code
on the four inputs provides a decimal (oneâofâten) decoded output,
while a 3âbit binary input provides a decoded octal (oneâofâeight)
code output with D forced to a logic â0â. Expanded decoding such as
binaryâtoâhexadecimal (oneâofâsixteen), etc., can be achieved by
using other MC14028B devices. The part is useful for code
conversion, address decoding, memory selection control,
demultiplexing, or readout decoding.
Features
⢠Diode Protection on All Inputs
⢠Supply Voltage Range = 3.0 Vdc to 18 Vdc
⢠Capable of Driving Two Lowâpower TTL Loads or One LowâPower
Schottky TTL Load Over the Rated Temperature Range
⢠Positive Logic Design
⢠Low Outputs on All Illegal Input Combinations
⢠Similar to CD4028B
⢠PbâFree Packages are Available*
MAXIMUM RATINGS (Voltages Referenced to VSS)
Parameter
Symbol
Value
Unit
DC Supply Voltage Range
VDD â0.5 to +18.0 V
Input or Output Voltage Range
(DC or Transient)
Vin, Vout â 0.5 to VDD V
+ 0.5
Input or Output Current (DC or Transient) Iin, Iout
± 10
mA
per Pin
Power Dissipation per Package (Note 1)
PD
500
mW
Ambient Temperature Range
TA
â55 to +125 °C
Storage Temperature Range
Tstg
â65 to +150 °C
Lead Temperature (8âSecond Soldering)
TL
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating: Plastic âP and D/DWâ
Packages: â 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
highâimpedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either VSS or VDD). Unused outputs must be left open.
http://onsemi.com
1
1
MARKING
DIAGRAMS
PDIPâ16
P SUFFIX
16
MC14028BCP
AWLYYWWG
CASE 648
1
SOICâ16 16
D SUFFIX
CASE 751B
1
14028BG
AWLYWW
16
SOEIAJâ16
F SUFFIX
CASE 966
MC14028B
ALYWG
1
1
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G
= PbâFree Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
*For additional information on our PbâFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
1
June, 2006 â Rev. 6
Publication Order Number:
MC14028B/D
|
▷ |