MC10H162 Datasheet, PDF (1/4 Pages) ON Semiconductor – Binary to 1-8 Decoder(High)

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Binary to 1-8 Decoder (High)
MC10H162
The MC10H162 provides parallel decoding of a three bit binary word to one
of eight lines. The MC10H162 is useful in high–speed multiplexer/ demultiplexer
applications.
The MC10H162 is designed to decode a three bit input word to one of eight
output lines. The MC10H162 output will be high when selected while all other
output are low. The enable inputs, when either or both are high, force all outputs
low.
The MC10H162 is a true parallel decoder. This eliminates unequal parallel
path delay times found in other decoder designs. These devices are ideally
suited for multiplexer/demultiplexer applications.
• Propagation Delay, 1.0 ns Typical
• Power Dissipation, 315 mW Typical (same as MECL 10K)
• Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range)
• Voltage Compensated
• MECL 10K–Compatible
MAXIMUM RATINGS
Characteristic
Symbol
Rating
Unit
Power Supply (VCC = 0)
Input Voltage (VCC = 0)
Output Current — Continuous
— Surge
VEE
VI
Iout
–8.0 to 0
Vdc
0 to VEE
Vdc
50
mA
100
Operating Temperature Range
Storage Temperature Range — Plastic
— Ceramic
TA
0 to +75
°C
Tstg
–55 to +150
°C
–55 to +165
°C
ELECTRICAL CHARACTERISTICS (VEE = –5.2 V ±5%) (See Note)
0°
25°
75°
Characteristic
Symbol Min Max Min Max Min Max Unit
Power Supply Current
Input Current High
Input Current Low
High Output Voltage
Low Output Voltage
High Input Voltage
Low Input Voltage
AC PARAMETERS
IE
IinH
IinL
VOH
VOL
VIH
VIL
— 84 — 76 —
84 mA
— 465 — 275 — 275 µA
0.5 — 0.5 — 0.3
—
µA
–1.02 –0.84 –0.98 –0.81 –0.92 –0.735 Vdc
–1.95 –1.63 –1.95 –1.63 –1.95 –1.60 Vdc
–1.17 –0.84 –1.13 –0.81 –1.07 –0.735 Vdc
–1.95 –1.48 –1.95 –1.48 –1.95 –1.45 Vdc
Propagation Delay
Pins 7, 9, 14 Only
Pins 2, 15 Only
tpd
ns
0.7 2.0 0.7 2.1 0.8 2.5
0.8 2.3 0.8 2.4 0.9 2.6
Rise Time
Fall Time
tr
0.6 1.8 0.6 1.9 0.6 2.0 ns
tf
0.6 1.8 0.6 1.9 0.6 2.0 ns
NOTE:
Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table,
after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit
board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through
a 50–ohm resistor to –2.0 volts.
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
P SUFFIX
PLASTIC PACKAGE
CASE 648–08
FN SUFFIX
PLCC
CASE 775–02
LOGIC DIAGRAM
E0 2
E1 15
VCC1 = Pin 1
VCC2 = Pin 16
VEE = Pin 8
6 Q0
5 Q1
4 Q2
A7
3 Q3
13 Q4
B9
12 Q5
11 Q6
C 14
10 Q7
TRUTH TABLE
INPUTS
OUTPUTS
E0 E1 C B A Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
L L L LLH LL L L LL L
L L L LHL HL L L LL L
L L LHL L LHL L LL L
L L L HH L L L H L LL L
L L HLL L LL LH LL L
L L H LH L L L L L HL L
L L HHL L L L L L LH L
L L HHH L L L L L LL H
H X XXX L L L L L LL L
X H XXX L L L L L LL L
DIP
PIN ASSIGNMENT
VCC1 ^{1 16} VCC2
E0 ^{2 15} E1
Q3 ^{3 14} C
Q2 ^{4 13} Q4
Q1 ^{5 12} _Q5
Q0 ^{6 11} Q6
A ^{7 10} Q7
VEE ⁸
9B
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
3/93
© Motorola, Inc. 1996
2–253
REV 5