MC10E136 Datasheet, PDF (1/9 Pages) ON Semiconductor – 6-BIT UNIVERSAL UP/DOWN COUNTER

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
6ĆBit Universal Up/Down Counter
MC10E136
The MC10E/100E136 is a 6-bit synchronous, presettable, cascadable
universal counter. The device generates a look-ahead-carry output and
accepts a look-ahead-carry input. These two features allow for the
cacading of multiple E136’s for wider bit width counters that operate at
very nearly the same frequency as the stand alone counter.
• 550 MHz Count Frequency
• Fully Synchronous Up and Down Counting
• Internal 75 kΩ Input Pulldown Resistors
• Look-Ahead-Carry Input and Output
• Asynchronous Master Reset
• Extended 100E VEE Range of –4.2 V to –5.46 V
MC100E136
6-BIT UNIVERSAL
UP/DOWN COUNTER
The CLOUT output will pulse LOW for one clock cycle one count
before the E136 reaches terminal count. The COUT output will pulse
LOW for one clock cycle when the counter reaches terminal count. For
more information on utilizing the look-ahead-carry features of the device
please refer to the applications section of this data sheet. The differential
COUT output facilitates the E136’s use in programmable divider and
self-stopping counter applications.
FN SUFFIX
PLASTIC PACKAGE
CASE 776-02
Unlike the H136 and other similar universal counter designs the E136
carry out and look-ahead-carry out signals are registered on chip. This
design alleviates the glitch problem seen on many counters where the carry out signals are merely gated. Because of this
architecture there are some minor functional differences between the E136 and H136 counters. The user, regardless of
familiarity with the H136, should read this data sheet carefully. Note specifically (see logic diagram) the operation of the carry out
outputs and the look-ahead-carry in input when utilizing the master reset.
When left open all of the input pins will be pulled LOW via an input pulldown resistor. The master reset is an asynchronous
signal which when asserted will force the Q outputs LOW.
The Q outputs need not be terminated for the E136 to function properly, in fact if these outputs will not be used in a system it is
recommended to save power and minimize noise that they be left open. This practice will minimize switching noise which can
reduce the maximum count frequency of the device or significantly reduce margins against other noise in the system.
PIN NAMES
Pin
D0 – D5
Q0 – Q5
S1, S2
MR
CLK
COUT, COUT
CLOUT
CIN
CLIN
Function
Preset Data Inputs
Data Inputs
Mode Control Pins
Master Reset
Clock Input
Carry-Out Output (Active LOW)
Look-Ahead-Carry Out (Active LOW)
Carry-In Input (Active LOW)
Look-Ahead-Carry In Input (Active LOW)
D3 D4 D5 VCCO Q5 Q4 VCCO
25 24 23 22 21 20 19
D2 26
18 Q3
S2 27
17 Q2
S1 28
VEE 1
Pinout: 28-lead PLCC
(Top View)
16 VCC
15 VCCO
CLK 2
14 COUT
FUNCTION TABLE (Expanded truth table on page 2–4)
S1 S2 CIN MR CLK
Function
LLXL
LHL L
L HH L
HL L L
HLHL
HHX L
XXXH
Z Preset Parallel Data
Z Increment (Count Up)
Z Hold Count
Z Decrement (Count Down)
Z Hold Count
Z Hold Count
X Reset (Qn = LOW)
CIN 3
13 COUT
CLIN 4
12 CLOUT
56
7 8 9 10 11
MR D1 D0 VCCO Q0 Q1 VCCO
* All VCC and VCCO pins are tied together on the die.
5/95
© Motorola, Inc. 1996
2–1
REV 2