MC10135_02 Datasheet, PDF (1/8 Pages) ON Semiconductor – Dual J-K Master-Slave Flip-Flop

MC10135
Dual J-K Master-Slave
Flip-Flop
The MC10135 is a dual master–slave dc coupled J–K flip–flop.
Asynchro– nous set (S) and reset (R) are provided. The set and reset
inputs override the clock.
A common clock is provided with separate J–K inputs. When the
clock is static, the J–K inputs do not effect the output.
The output states of the flip–flop change on the positive transition of
the clock.
• P_D = 280 mW typ/pkg (No Load)
• f_Tog = 140 MHz typ
• t_pd = 3.0 ns typ
• t_r, t_f = 2.5 ns typ (20%–80%)
DIP PIN ASSIGNMENT
LOGIC DIAGRAM
S1 5
V_CC1
1
Q1
2
Q1
3
R1
4
S1
5
K1
6
J1
7
V_EE
8
16
V_CC2
15
Q2
14
Q2
13
R2
12
S2
11
K2
10
J2
9
C
J1 7
K1 6
R1 4
C9
S2 12
J2 10
K2
11
R2 13
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 18 of the ON Semiconductor MECL
Data Book (DL122/D).
Q1
2
Q1
3
Q2
15
Q2
14
V_CC1 = PIN 1
V_CC2 = PIN 16
V_EE = PIN 8
R–S TRUTH TABLE
R
S
Q_n+1
L
L
Q_n
L
H
H
H
L
L
H
H
N.D.
N.D. = Not Defined
CLOCK J–K TRUTH TABLE*
J
K
Q_n+1
L
L
Q_n
H
L
L
L
H
H
H
H
Q_n
* Output states change on positive
transition of clock for J–K input
condition present.
http://onsemi.com
CDIP–16
L SUFFIX
CASE 620
PDIP–16
P SUFFIX
CASE 648
PLCC–20
FN SUFFIX
CASE 775
MARKING
DIAGRAMS
16
MC10135L
AWLYYWW
1
16
MC10135P
AWLYYWW
1
1
10135
AWLYYWW
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
ORDERING INFORMATION
Device
Package
Shipping
MC10135L
CDIP–16
25 Units / Rail
MC10135P
PDIP–16
25 Units / Rail
MC10135FN
PLCC–20
46 Units / Rail
© Semiconductor Components Industries, LLC, 2002
1
January, 2002 – Rev. 7
Publication Order Number:
MC10135/D