English
Language : 

MC100LVEL91_16 Datasheet, PDF (1/6 Pages) ON Semiconductor – 3.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator
MC100LVEL91
3.3 V Triple LVPECL Input to
-3.3 V to -5.0 V ECL Output
Translator
Description
The MC100LVEL91 is a triple LVPECL input to ECL output
translator. The device receives low voltage differential PECL signals,
determined by the VCC supply level, and translates them to differential
−3.3 V to −5.0 V ECL output signals.
To accomplish the level translation the LVEL91 requires three
power rails. The VCC supply should be connected to the positive
supply, and the VEE pin should be connected to the negative power
supply. The GND pins are connected to the system ground plane. Both
VEE and VCC should be bypassed to ground via 0.01 mF capacitors.
Under open input conditions, the D input will be biased at VCC/2
and the D input will be pulled to GND. This condition will force the
Q output to a low, ensuring stability.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
Features
• 620 ps Typical Propagation Delay
• The 100 Series Contains Temperature Compensation
• Operating Range: VCC = 3.8 V to 3.0 V;
VEE = −3.0 V to −5.5 V; GND = 0 V
• Q Output will Default LOW with Inputs Open or at GND
• These Devices are Pb-Free, Halogen Free and are RoHS Compliant
www.onsemi.com
SOIC−20 WB
DW SUFFIX
CASE 751D
MARKING DIAGRAM*
20
MC100LVEL91
AWLYYWWG
1
A
= Assembly Location
WL = Wafer Lot
YY
= Year
WW = Work Week
G
= Pb-Free Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
Device
Package
Shipping†
MC100LVEL91DWG SOIC−20 WB 38 Units/Tube
(Pb-Free)
MC100LVEL91DWR2G SOIC−20 WB 1000/Tape & Reel
(Pb-Free)
†For information on tape and reel specifications, in-
cluding part orientation and tape sizes, please refer
to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2016
1
July, 2016 − Rev. 12
Publication Order Number:
MC100LVEL91/D